Clock jitter compensated clock circuits and methods for...

Details Clock jitter compensated clock circuits and methods for... Clock jitter compensated clock circuits and methods for...

2010-10-12

2011-12-06

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S149000

Reexamination Certificate

active

08072249

ABSTRACT:
Clock circuits, memories and methods for generating a clock signal are described. One such clock circuit includes a delay locked loop (DLL) configured to receive a reference clock signal and generate an output clock signal having an adjustable phase relationship relative to the reference clock signal, and further includes a clock jitter feedback circuit coupled to a clock tree and the DLL. The clock jitter feedback circuit is configured to synchronize a clock jitter feedback signal and a DLL feedback signal that is based on the output clock signal. The clock jitter feedback circuit is further configured to provide the clock jitter feedback signal to the DLL for synchronization with a buffered reference clock signal. The clock jitter feedback signal is based on and generated in response to receiving a distributed output clock signal from the clock tree circuit and the buffered reference signal is based on the reference clock signal.

REFERENCES:
patent: 6677793 (2004-01-01), Chan et al.
patent: 7336752 (2008-02-01), Vlasenko et al.
patent: 7352165 (2008-04-01), Loke et al.
patent: 7368961 (2008-05-01), Werner et al.
patent: 7436231 (2008-10-01), Choi
patent: 7446579 (2008-11-01), Kim et al.
patent: 7471130 (2008-12-01), Gomm et al.
patent: 7495487 (2009-02-01), Ma et al.
patent: 7619453 (2009-11-01), Ma et al.
patent: 7636007 (2009-12-01), Wakayama et al.
patent: 7642827 (2010-01-01), Kwak
patent: 7701272 (2010-04-01), Ma
patent: 7719334 (2010-05-01), Kwak
patent: 7728637 (2010-06-01), Choi
patent: 7728639 (2010-06-01), Gomm et al.
patent: 2006/0097763 (2006-05-01), Schmitt et al.
patent: 2008/0246520 (2008-10-01), Ma et al.
patent: 2008/0284475 (2008-11-01), Lee
patent: 2008/0297215 (2008-12-01), Ma
patent: 2008/0303568 (2008-12-01), Werner et al.
patent: 2009/0146712 (2009-06-01), Ma et al.
patent: 2009/0295442 (2009-12-01), Kwak
patent: 2009/0302909 (2009-12-01), Lee
patent: 2010/0085094 (2010-04-01), Ma
patent: 2010/0085095 (2010-04-01), Kwak
patent: 2010/0103746 (2010-04-01), Ma
patent: 2010/0253404 (2010-10-01), Ma
patent: 2011/0025389 (2011-02-01), Ma

Affiliated with

Also associated with

Rating

Clock jitter compensated clock circuits and methods for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock jitter compensated clock circuits and methods for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock jitter compensated clock circuits and methods for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4263724