Clock holdover circuit

Details Clock holdover circuit Clock holdover circuit

1987-12-10

1989-07-18

Safourek, Benedict V.

Pulse or digital communications

Spread spectrum

Direct sequence

331 1A, 331 11, 375120, H04L 708

Patent

active

048499935

ABSTRACT:
The present invention provides a clock holdover circuit which will provide a replacement clock signal within predetermined parameters independently of time and temperature variations. The circuit of the present invention has only a single component which is time and temperature dependent. By selecting the components parameters to be within the desired tolerances, the accuracy of the circuit is maintained. In the present invention, digital circuitry is combined with an accurate local crystal frequency source to provide a replacement clock signal. The present invention allows phase consistency upon loss of a reference clock signal as well as on return of the reference clock signal. A reference clock signal is phase locked to a VCO to produce a desired output. The frequency of the output is compared to a local frequency standard to generate an offset frequency used to control a frequency synthesizer. The offset frequency is digitally stored. Upon loss of the reference clock signal, the stored offset frequency is used to drive the frequency synthesizer along with the local frequency standard so as to provide an acceptable replacement clock signal. The frequency comparator, storage, and synthesizer are all digital so as to be time and temperature independent. The local frequency standard is crystal based having known time and temperature tolerances. By choosing a local frequency standard having tolerances within a predetermined range, an acceptable clock holdover signal may be provided indefinitely. The replacement clock signal is phase compared to the reference clock signal so that no loss of phase occurs upon reference loss.

REFERENCES:
patent: 3530663 (1970-09-01), Marti
patent: 4069462 (1978-01-01), Dunn
patent: 4135165 (1979-01-01), Coe
patent: 4667328 (1987-05-01), Imran

Affiliated with

Also associated with

Rating

Clock holdover circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock holdover circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock holdover circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-177566