Clock generator for generating a system clock causing minimal el

Details Clock generator for generating a system clock causing minimal el Clock generator for generating a system clock causing minimal el

1995-11-27

1997-12-16

Wambach, Margaret Rose

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

327299, H03K 104

Patent

active

056990057

ABSTRACT:
A clock generator circuit for clock controlled electronic devices, which causes minimal electromagnetic interference in adjacent electronic equipment. The clock generator circuit includes a clock source for generating a basic clock signal having a predetermined frequency. The basic clock signal defines a reference clock signal having a period T. A phase modulator coupled to the clock source for producing a system clock signal by delaying the basic clock signal. A signal source coupled to the phase modulator, which controls the phase modulator so that the system clock signal is delayed with respect to the reference clock signal by a time period less than half of the period T of the reference clock signal.

REFERENCES:
patent: 4023116 (1977-05-01), Alfke et al.
patent: 4507796 (1985-03-01), Stumfall
patent: 4933890 (1990-06-01), Nuykens et al.
patent: 5442664 (1995-08-01), Rust et al.

Affiliated with

Also associated with

Rating

Clock generator for generating a system clock causing minimal el does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock generator for generating a system clock causing minimal el, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock generator for generating a system clock causing minimal el will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-210677