Clock generator circuit and a synchronizing signal detection met

Details Clock generator circuit and a synchronizing signal detection met Clock generator circuit and a synchronizing signal detection met

1988-03-01

1989-10-03

Canney, Vincent P.

Dynamic information storage or retrieval

Binary pulse train information signal

Binary signal gain processing

331 1R, 324 83R, 375113, G11B 576

Patent

active

048721557

ABSTRACT:
A recording-reproducing clock generator circuit generates a reproduced clock having a predetermined frequency from a read out signal including such pulses that the interval between two successive pulses thereof at a predetermined length is to be used as a synchronizing signal region. The circuit generates a reference clock of a predetermined frequency, generates a first sync signal detection signal when the distance between two successive pulses in the input signal measured by means of the clock pulses is equal to a predetermined reference value, separates a clock edge pulse from the input signal by using the first sync signal detection signal, and generates the reproduced clock having the predetermined frequency and synchronized with the separated clock edge pulse.

REFERENCES:
patent: 4713802 (1987-12-01), Kobata et al.

Affiliated with

Also associated with

Rating

Clock generator circuit and a synchronizing signal detection met does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock generator circuit and a synchronizing signal detection met, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock generator circuit and a synchronizing signal detection met will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-668657