Clock generator and method therefor

Details Clock generator and method therefor Clock generator and method therefor

1999-03-05

2000-10-17

Wells, Kenneth

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

327112, 327298, H03K 300

Patent

active

061337749

ABSTRACT:
A clock provider system (100) receives an input clock X1 and, shifted by 90.degree., an input clock X2 and provides output clock Y as a free selectable logical function Y=f(X1, X2). A signal provider (103) comprises non-inverting delay units (150) and inverting delay units (160) each forwarding the input clocks X1 and X2 with a substantially equal delay. According to the required logical function, a distributor unit (170) sends the delayed signals to control inputs of a switch matrix (100) for providing intermediate signal Z. At the output, an inverter (102) inverts Z and provides Y. In the switch matrix (100), transistor chains (115, 116, 125, 126) alternatively pull an intermediate node (130, signal Z) either to a first (191) or to a second (192) reference potential. Thereby, near reference transistors (111, 114, 121, 124) are made conductive prior to near node transistors (112, 113, 122, 123).

REFERENCES:
patent: 5444405 (1995-08-01), Truong et al.
patent: 5453707 (1995-09-01), Hiratsuka et al.
patent: 5568081 (1996-10-01), Liu et al.
patent: 5760620 (1998-06-01), Doluca

Affiliated with

Also associated with

Rating

Clock generator and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock generator and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock generator and method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-472942