Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2007-10-02
2007-10-02
Nguyen, Linh My (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S158000
Reexamination Certificate
active
11312392
ABSTRACT:
A clock generation circuit and a clock generation method are provided, which are spread spectrum clock generation and accurate phase control of a reference clock signal and an output clock signal. An input divider unit70divides an input clock signal CLKR by 50 to output a divided input clock signal CLKS. A DLL circuit80operates to obtain delay control signals DCS1, DCS2. A modulation circuit40modulates, in response to the delay control signals DCS1, DCS2and a modulation signal MOD output from a modulation control circuit50, the divided input clock signal CLKS to output a modulation clock signal CLKN. A phase comparator11detects the phase difference between the modulation clock signal CLKN and a divided inner clock signal CLKM. A clock generation unit20generates an output clock signal CLKO having frequency corresponding to a phase difference signal from the phase comparator11.
REFERENCES:
patent: 6043677 (2000-03-01), Albu et al.
patent: 7158443 (2007-01-01), Lin
patent: 2004/0257124 (2004-12-01), Araki et al.
patent: 2005/0134335 (2005-06-01), Loh
patent: 1 571 530 (2005-09-01), None
patent: 07-202652 (1995-08-01), None
patent: 07-235862 (1995-09-01), None
patent: 2005-004451 (2005-01-01), None
patent: 2005-020083 (2005-01-01), None
Arent & Fox LLP
Fujitsu Limited
Nguyen Linh My
LandOfFree
Clock generation circuit and clock generation method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock generation circuit and clock generation method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock generation circuit and clock generation method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3900019