Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2000-10-19
2003-02-11
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S299000
Reexamination Certificate
active
06518813
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a clock generating circuit for generating a clock signal capable of reducing EMI noise and a semiconductor integrated circuit using the clock generating circuit.
DESCRIPTION OF THE PRIOR ART
Recently, the operational speed in semiconductor integrated circuits is greatly increasing with progress of the semiconductor manufacturing process. Thus, the operational speed, for example, of the output buffer within the semiconductor integrated circuit is also highly increasing. For example, a recent SDRAM may operate at a speed equal to or higher than 100 MHz and thus the data bus will also be operated with a frequency equal to or higher than 100 MHz.
Such a high-speed data bus tends to produce increased noise due to the electromagnetic wave emitted from the printed circuit board. Various standards limiting such emitted electromagnetic wave noise have been established. Accordingly, the emitted electromagnetic wave noise shall not exceed the upper limit of noise level which is established for each frequency band.
The electromagnetic wave noise emitted from electronic instruments is generally known as “EMI noise” or simply “EMI”.
FIG. 18
exemplifies an EMI noise spectrum obtained by measuring EMI noises from an electronic instrument for each frequency. In this figure, the horizontal axis represents the frequency while the vertical axis depicts the noise level (or electromagnetic wave intensity).
Since the general digital electronic instruments operate with a clock signal of constant basic frequency, their output waveforms are of rectangular shape synchronizing with the clock signal. The rectangular wave contains high harmonic components integral times the basic frequency. Thus, EMI noise will have peaks at primary, secondary and other high harmonic frequencies in addition to the basic wave.
Since clock signals used in the present electronic instruments are particularly generated by crystal oscillators, the stability in frequency is very high. Thus, EMI noise generated will also have increased peaks.
In this connection, to meet the EMI noise standards, it is required that the peak level in the EMI noise for each frequency band is reduced. Various measures have been made to reduce the peak in EMI noise. One of such measures is a method called “Spread Spectrum”. This method is to intentionally vary the frequency of clock signal to spread the distribution of frequency.
Usually, PLL is used to perform this spread spectrum method. However, PLL is not suitable for mounting on the semiconductor integrated circuits since it includes analog circuits such as VCO and the like.
It is therefore an object of the present invention to provide a clock generating circuit which can reduce EMI noise by generating a clock signal having its frequency that can be varied at a digital circuit, and a semiconductor integrated circuit using such a clock generating circuit.
DISCLOSURE OF INVENTION
In accordance with one aspect of the present invention, it provides a clock generating circuit comprising:
a delay circuit having output terminals, the delay circuit delaying an input clock signal and outputting delayed clock signals of different delay times respectively;
a selector selecting one of the output terminals; and
a control circuit controlling a selection operation in the selector,
wherein the control circuit supplies a group of bit output signals circulated in a predetermined cycle to the selector, and
wherein a cycle of an output clock signal sequentially outputted from each of the output terminals selected by the selector increases or decreases in accordance with the group of the bit output signals.
According to this aspect of the present invention, the clock signals of different delay times are sequentially output from the output terminals in the delay circuit, in accordance with the group of bit output signals circulated in a predetermined cycle. Thus, the cycle of output clock signals is increased or decreased to vary the frequencies in the output clock signals. The output clock signals are generated by the digital circuit and can yet be used to reduce the EMI noise.
The control circuit may include a counter circuit counting a given signal. In such a case, the control circuit may supply a bit output signal to the selector, the bit output signal selecting one of the output terminals that increases or decreases the delay time based on a count value from the counter circuit.
The selector may alternately select one of the output terminals providing minimum delay time and another of the output terminals based on the bit output signal. Thus, the cycle of output clock signals will alternately be increased and decreased.
The counter circuit may count one of the output clock signals having maximum delay time among the output clock signals outputted through the output terminals. Thus, the timing for switching the output terminals in the delay circuit will be synchronized with the output clock signals of maximum delay time. In such a manner, no hazard or spike will occur in the output clock signals.
The control circuit may include a linear feedback sift register having a bit output at least (N+1) where N is a number of bits in the bit output signal supplied to the selector. By supplying an output signal of N bits from the linear feedback sift register to the selector, that output signal of N bits may occur in the form of a pseudo-random number. Even though the output clock signal is divided for using as transfer clocks or the like, EMI noise can be reduced since the frequency in the divided clock signal varies at all times.
The clock generating circuit may comprise a logic gate into which a delayed clock signal from the one of the output terminals selected by the selector and the input clock signal are inputted to generate an output clock signal having an edge of which position is equal to a position of an edge of the input clock signal.
Although a hazard or spike occurs on switching between the output terminals in the delay circuit, the waveform causing the hazard or spike can be removed when the signal passes through the logic gate. In such a case, therefore, the counter circuit may count the input clock signal.
A buffer may be connected to each of front stage of the output terminals of the delay circuit and each buffer is connected to a load different from another. Thus, the difference between the delay times of the output clock signals from the output terminals will be shorter than the delay time difference obtained only by the buffer.
The delay circuit may comprise first and second delay circuits connected in series. In such a case, the first delay circuit may have first output terminals each of which outputs a first clock signal being delayed by a different delay time that is a multiple of a first delay time. The second delay circuit may have second output terminals further delaying the first clock signal outputted from any one of the first output terminals in the first delay circuit by a different delay time that is a multiple of a second delay time shorter than the first delay time, and outputting a second clock signal.
Thus, by selecting either of the first output terminals in the first delay circuit, a larger difference of delay time can be selected. On the other hand, by selecting either of the second output terminals in the second delay time, a smaller difference of delay time can be selected. As a result, an output clock signal having a sum delay time obtained by adding the larger and smaller delay times together can be generated.
M (M≧2) number of buffers may be connected in series to a front stage of each of the first output terminals in the first delay circuit, and at least one of buffer equal to or less then (M−1) number may be connected to a front stage of each of the second output terminals in the second delay circuit.
The clock generating circuit may further comprise a third delay circuit which is connected in series to the second delay circuit. The third delay circuit may have third output terminals, each of which further dela
Nguyen Linh
Oliff & Berridg,e PLC
LandOfFree
Clock generating circuit and semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock generating circuit and semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock generating circuit and semiconductor integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3131567