Clock generating circuit and image-forming apparatus

Details Clock generating circuit and image-forming apparatus Clock generating circuit and image-forming apparatus

2006-07-18

2006-07-18

Pham, Hai (Department: 2861)

Incremental printing of symbolic information

Light or beam marking apparatus or processes

Scan of light

Reexamination Certificate

active

07079172

ABSTRACT:
The invention concerns an image-forming apparatus employing a clock-generating circuit, which generates dot clock pulses utilized for an image-writing section of the image-forming apparatus. The clock-generating circuit includes a digital-delay dot clock adjusting section to generate first dot clock pulses having a predetermined number of pulses within a predetermined time interval at a constant exposing range of the image-writing section, wherein each period of the first dot clock pulses is slightly increased or reduced by changing a selection for a plurality of delayed clock pulses, which are generated by delaying clock-pulses, outputted from a reference oscillator, in slightly different delay times; and a jitter suppressing section to suppress a jitter component included in the first dot clock pulses, wherein the jitter suppressing section divides the first dot clock pulses to generate second dot clock pulses, and then, multiplies the second dot clock pulses to generate the dot clock pulses.

REFERENCES:
patent: 4958187 (1990-09-01), Tsuchiya et al.
patent: 6219085 (2001-04-01), Hanna
patent: 6259467 (2001-07-01), Hanna
patent: 6493019 (2002-12-01), Hirasawa
patent: 0 704 977 (1996-04-01), None
patent: 0 998 115 (2000-05-01), None
patent: 2000-198235 (2000-07-01), None
patent: 2000-246959 (2000-09-01), None
Der Fernmelde-Ingenieur, No. 7, Jul. 15, 1979, XP002291806 Verlag Fur Wissenschaft Und Leben Georg Heidecker, Bad Winsheim.
Sevalia P: “Straightforward Techniques Cut Jitter in PLL-Based Clock Drivers” EDN Electrical Design News, Cahners Publishing Co., Newton, Massachusetts, US, vol. 40, No. 24, Nov. 23, 1995, pp. 119-122, 125, XP000546022, ISSN: 0012-7515.

Affiliated with

Also associated with

Rating

Clock generating circuit and image-forming apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock generating circuit and image-forming apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock generating circuit and image-forming apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3597149