Clock fault monitoring circuit

Details Clock fault monitoring circuit Clock fault monitoring circuit

1993-12-28

1995-12-26

Beausoliel, Jr., Robert W.

Excavating

364270, 364DIG1, G11B 2700

Patent

active

054794200

ABSTRACT:
A circuit for determining whether a digital circuit clock is operating normally. It includes a monitoring clock receiver for receiving a monitoring clock signal, a counter reset generator which generates a first reset signal in response to the monitoring clock signal, and a reset signal receiver for receiving a second reset signal and synchronizing the second reset signal with the monitoring clock signal. The second reset signal is also used to initialize a digital circuit pack upon power-on. The circuit further includes a monitoring counter circuit for sampling and counting a reference clock signal in response to the first and second reset signals to monitor the monitoring clock signal. The reference clock signal has a frequency twice that of the monitoring clock signal. A NAND logic unit is provided for outputting the monitored result in response to an output signal from the monitoring counter circuit so that the user can determine a clock error according to the monitored result. An output hold circuit is further provided for holding the monitored result from the NAND logic unit when the monitoring clock signal is abnormal.

REFERENCES:
patent: 4586180 (1980-04-01), Anders et al.
patent: 4800564 (1989-01-01), DeFazio et al.
patent: 4803708 (1989-02-01), Momose
patent: 4912708 (1990-03-01), Wendt
patent: 5065313 (1991-11-01), Lunsford
patent: 5113504 (1992-05-01), Matsuda
patent: 5313476 (1994-05-01), Haberkorn, Jr. et al.
patent: 5345583 (1994-09-01), Davis

Affiliated with

Also associated with

Rating

Clock fault monitoring circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock fault monitoring circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock fault monitoring circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1374463