Clock extraction and data regeneration logic for multiple speed

Pulse or digital communications – Spread spectrum – Direct sequence

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375120, 327166, 327291, H03D 324

Patent

active

053717660

ABSTRACT:
Clock extraction and data regeneration logic is provided for a multiple rate digital data communications system such as a local area network (LAN). The logic is implemented in adapters which connect stations in the LAN to other stations in the LAN via transmission media such as wire or fiber optic cable. The clock extraction and data regeneration logic is adapted to quickly recognize the speed at which the token ring is operating, thereby preventing a station on the ring from sending data onto the ring at a rate which does not match the operating frequency of the ring. The logic also performs, at multiple speeds of operation, clock extraction and data reconstruction of a signal received from another station in the ring.

REFERENCES:
patent: 3336534 (1967-08-01), Gluth
patent: 3358240 (1967-12-01), McKay
patent: 3484555 (1969-12-01), Ching et al.
patent: 3810235 (1974-05-01), Hopkins et al.
patent: 4012598 (1977-03-01), Wiley
patent: 4137505 (1979-01-01), Guanella
patent: 4584695 (1986-04-01), Wong et al.
patent: 4773085 (1988-09-01), Cordell
patent: 4841551 (1989-06-01), Avaneas
patent: 4977582 (1990-12-01), Nichols et al.
patent: 5077529 (1991-12-01), Ghoshal et al.
patent: 5245637 (1993-09-01), Gersbach et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Clock extraction and data regeneration logic for multiple speed does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock extraction and data regeneration logic for multiple speed , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock extraction and data regeneration logic for multiple speed will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-220312

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.