Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2000-09-29
2002-02-19
Ton, My-Trang Nu (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S276000
Reexamination Certificate
active
06348828
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to an apparatus and method for providing clock edges for use in a high speed reprogrammable delay line incorporating glitchless enable/disable functionality.
BACKGROUND OF THE INVENTION
Precision delay line circuits requiring the real-time programming of delay line values every clock cycle have required restrictive rules of operation. For example, new delay values are only allowed to increase from one cycle to another, or specific delay values are not allowed. These rules have placed limitations on conventional delay line circuits. Accordingly, a need exists for improvements in precision delay line circuits.
SUMMARY OF THE INVENTION
A clock control circuit consistent with the present invention is used for loading delay data into delay circuits. It includes a clock enabled latch receiving an enable signal and a delay line signal. A latch receives the delay line signal and an output of the clock enabled latch. A multiplexer, receiving the output of the clock enabled latch and being controlled by an output of the latch, provides a signal to load delay data in response to the enable signal and the delay line signal.
Another clock control circuit consistent with the present invention is used for loading delay data into delay circuits. It includes an input for receiving an enable signal and a delay line signal, and an output for outputting a delayed clock signal having first and second states. A control circuit provides an enabled state with the delayed clock signal in the first state and an output state with the delayed clock signal in the second state. The control circuit switches between the enabled state and the output state in response to first and second edges of the delay line signal.
A method consistent with the present invention provides signals for use in loading delay data into delay circuits. It includes receiving an enable signal and a delay line signal, and outputting a delayed clock signal having first and second states. An enabled state is provided with the delayed clock signal in the first state, and an output state is provided with the delayed clock signal in the second state. Switching between the enabled state and the output state occurs in response to first and second edges of the delay line signal.
REFERENCES:
patent: 4657406 (1987-04-01), Yeada
patent: 5148175 (1992-09-01), Woolfolk
patent: 5457719 (1995-10-01), Guo et al.
patent: 5488325 (1996-01-01), Sato et al.
patent: 5532633 (1996-07-01), Kawai
patent: 5554946 (1996-09-01), Curran et al.
patent: 5589788 (1996-12-01), Gopto
patent: 5619148 (1997-04-01), Guo
patent: 5654988 (1997-08-01), Heyward et al.
patent: 5690114 (1997-11-01), Chiang et al.
patent: 5719516 (1998-02-01), Sharpe-Geisler
patent: 5760609 (1998-06-01), Sharpe-Geisler
patent: 5999023 (1999-12-01), Kim
patent: 6072348 (2000-06-01), New et al.
patent: 6223313 (2001-04-01), How et al.
Agilent Technologie,s Inc.
Nu Ton My-Trang
LandOfFree
Clock enable circuit for use in a high speed reprogrammable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock enable circuit for use in a high speed reprogrammable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock enable circuit for use in a high speed reprogrammable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2948878