Clock division chip for computer system which interfaces a slowe

Details Clock division chip for computer system which interfaces a slowe Clock division chip for computer system which interfaces a slowe

1989-10-17

1993-05-11

LaRoche, Eugene R.

395250, 395425, G06F 1300

Patent

active

052108589

ABSTRACT:
A clocking control circuit for a computer system and method for receiving a microprocessor clock signal which drives a microprocessor and for supplying a support clock signal having a lower frequency. The support clock frequency drives support interface circuitry such as a peripheral controller, a CPU/memory controller, and a bus bridge interface, and thus causes the support interface circuitry to operate at a lower frequency than the microprocessor. The clocking control circuit ensures synchronization between the support clocking signal and the microprocessor clocking signal. The transmission of control signals between the microprocessor and support interface circuitry is controlled to ensure proper communications between the microprocessor and support circuitry.

REFERENCES:
patent: 4258417 (1981-03-01), Berglund et al.
patent: 4884198 (1989-11-01), Garner et al.
patent: 4992930 (1991-02-01), Gilfeather et al.
Wescon/87 Conference Record vol. 31, 28 Feb. 1987, Los Angeles, U.S.A. pp. 1-4.
Computer Design, vol. 26 No. 5, 1 Mar. 1987, Littleton, Mass. U.S. pp. 63-71.

Affiliated with

Also associated with

Rating

Clock division chip for computer system which interfaces a slowe does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock division chip for computer system which interfaces a slowe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock division chip for computer system which interfaces a slowe will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1357722