Clock dithering system and method during frequency scaling

Details Clock dithering system and method during frequency scaling Clock dithering system and method during frequency scaling

2006-09-12

2006-09-12

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

C327S175000

Reexamination Certificate

active

07106110

ABSTRACT:
A system and method of shifting a clock frequency of an integrated circuit device from a first frequency to a second frequency, including alternating between the first frequency and the second frequency according to a dithering pattern, the alternating occurring for a predetermined number of cycles; and setting the clock frequency to the second frequency after the predetermined number of cycles.

REFERENCES:
patent: 4200842 (1980-04-01), Monnier
patent: 4366349 (1982-12-01), Adelman
patent: 6404260 (2002-06-01), Cruz-Albrecht
patent: 6914463 (2005-07-01), Henry
Frequency Modulation of System Clocks for EMI Reduction, Cornelis D. Hoekstra, Hewlett-Packard Journal, Aug. 1997, Article 13, pp. 1-7.

Affiliated with

Also associated with

Rating

Clock dithering system and method during frequency scaling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock dithering system and method during frequency scaling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock dithering system and method during frequency scaling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3585792