Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1978-12-05
1981-02-24
Heyman, John S.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
328 56, 328 65, 328 66, 328109, 307268, H03B 104, H03K 522
Patent
active
042530652
ABSTRACT:
Apparatus for eliminating, in each clock distribution amplifier of a clock distribution system, sequential pulse catch-up error due to one pulse "overtaking" a prior clock pulse. The apparatus includes timing means to produce a periodic electromagnetic signal with a fundamental frequency having a fundamental frequency component V'.sub.01 (t); an array of N signal characteristic detector means, with detector means No. 1 receiving the timing means signal and producing a change-of-state signal V.sub.1 (t) in response to receipt of a signal above a predetermined threshold; N substantially identical filter means, one filter means being operatively associated with each detector means, for receiving the change-of-state signal V.sub.n (t) and producing a modified change-of-state signal V'.sub.n (t) (n=1, . . . , N) having a fundamental frequency component that is substantially proportional to V'.sub.01 (t-.theta..sub.n (t) with a cumulative phase shift .theta..sub.n (t) having a time derivative that may be made uniformly and arbitrarily small; and with the detector means n+1 (1.ltoreq.n<N) receiving a modified change-of-state signal V.sub.n (t) from filter means no. n and, in response to receipt of such a signal above a predetermined threshold, producing a change-of-state signal V.sub.n+1 (t).
REFERENCES:
patent: 3007060 (1961-10-01), Guenther
patent: 3187199 (1965-06-01), Chur
patent: 3584310 (1971-06-01), Hochfelder et al.
patent: 3838347 (1974-09-01), Lauffer
patent: 3985970 (1976-10-01), Lerault et al.
patent: 3986053 (1976-10-01), Doemer
Bell Sys. Tech. Journal, Mar. 1969, pp. 615-636, "Synchronizing Digital Networks" by Pierce.
NBS Technical Note 691, issued Nov. 1976, "Clock Bell Sync & Comparason: Problems, Techniques & Hardware" by J. Gray.
Bell Sys. Tech. Journal, Nov. 1963, pp. 2679-2714, "Systematic Jitter in a Chain of Digital Regenerators" by Byrne et al.
U. of Pa. Engn. Report, "Badly Timed Elements & Well Timed Nets" by R. McNaughton, Jun. 10, 1964.
Proceedings IEEE Conf. on Switching & Automata, 1965, by E. W. Veitch, pp. 162-167.
IEEE Trans: On Computers, vol. C-9, 1970, pp. 39-47, 116-124, "A Scheme for Synchronizing High Speed Logic" by H. H. Loomis & M. R. McCoy.
Loomis, Jr. Herschel H.
Wyman Robert H.
Clouse, Jr. Clifton E.
Denny James E.
Gaither Roger S.
Heyman John S.
The United States of America as represented by the United States
LandOfFree
Clock distribution system for digital computers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock distribution system for digital computers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution system for digital computers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1411864