Clock distribution system for an integrated circuit device

Details Clock distribution system for an integrated circuit device Clock distribution system for an integrated circuit device

1992-08-21

1994-05-31

Chin, Stephen

Pulse or digital communications

Spread spectrum

Direct sequence

375111, 375118, 328 63, 328 72, 328105, 307262, 307269, H04L 700, H03K 700, H03K 1700, H03K 1726

Patent

active

053176014

ABSTRACT:
Techniques for providing a number of precisely synchronized clock signals at a number of different frequencies at each of a plurality of locations on a chip. A number of synchronized clock signals are generated at an initial location on the chip, and distributed to the various locations with relative delay times that are equal to within a precision, which may be less than the ultimate precision required. A single synchronization signal is also generated at the initial location, and is distributed to the remote locations with delay times that are equal to each other to a precision that corresponds to the precision required of all the clock signals. Separate synchronization circuitry at each remote location receives the clock signals and the synchronization signal, and resynchronizes the clock signals to the precision with which the synchronization signal was distributed. The set of lines is configured as a tree structure. The clock generation system has a cycle-down mode wherein all the clock frequencies are divided by a desired divisor. The frequency division occurs in response to a cycle-down signal, but the different clock frequencies are not switched until all have their rising edges aligned. The result is that the state of the machine is preserved when the clocks are cycled down.

REFERENCES:
patent: 4423383 (1983-12-01), Svendsen
patent: 5043596 (1991-08-01), Masuda et al.
patent: 5109168 (1992-04-01), Rusu
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5140184 (1992-08-01), Hamamoto et al.
patent: 5150068 (1992-09-01), Kawashima et al.
Boon et al., "High Performance Clock Distribution For CMOS ASICS", 1989, 15.4.1-15.4.5, IEEE 1989 Custom Integrated Circuits Conference.

Affiliated with

Also associated with

Rating

Clock distribution system for an integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock distribution system for an integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution system for an integrated circuit device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1633690