Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2005-05-24
2005-05-24
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S565000
Reexamination Certificate
active
06897699
ABSTRACT:
Described are methods and systems for distributing low-skew, predictably timed clock signals. A clock distribution network includes a plurality of dynamically adjustable clock buffers. A control circuit connected to each clock buffer controls the delays through the clock buffers in response to process, voltage, and temperature variations, and consequently maintains a relatively constant signal-propagation delay through the network. In one embodiment, each clock buffer includes skew-offset circuitry that adds to or subtracts from the PVT compensated delay values provided by the PVT control circuit to simplify clock skew minimization.
REFERENCES:
patent: 5128554 (1992-07-01), Hoshizaki
patent: 5128940 (1992-07-01), Wakimoto
patent: 5614855 (1997-03-01), Lee et al.
patent: 5742798 (1998-04-01), Goldrian
patent: 5850157 (1998-12-01), Zhu et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6229638 (2001-05-01), Sakai et al.
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6380788 (2002-04-01), Fan et al.
patent: 6433598 (2002-08-01), Schultz
patent: 6501311 (2002-12-01), Lutkemeyer
patent: 6593792 (2003-07-01), Fujii
patent: 2000035831 (2000-02-01), None
“Digital Systems Engineering,” William J. Dally and John W. Poulton. Published by the Press Syndicate of the University of Cambridge, The Pitt Building, Trumpington Street, Cambridge CB2 IRP. United Kingdom, 1998. pp. 449-457 and front cover and publishing page.
“A Variable-Frequency Parallel I/O Interface with Adaptive Power-Supply Regulation,” Gu-Yeon Wei, Jaeha Kim, Dean Liu, Stefanos Sidiropoulos, and Mark A. Horowitz. IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000. pp. 1600-1609.
“Techniques to Reduce Power in Fast Wide Memories,” Bharadwaj S. Amrutur and Mark Horowitz. Center for Integrated Systems, Stanford University, CA 94305, and IEEE Symp. Low Power Electronics Dig. Tech. Papers, Oct. 1994. 2 pages.
“Rambus® Signaling Technologies RSL, QRSL and SerDes Technology Overview.” Rambus Inc. ©Copyright June, 2000. 3 pages.
“AN-5017 LVDS Fundamentals.” Fairchild Semiconductor Application Note Dec. 2000, revised Dec. 2000. 5 pages.
“LVDS Splitter Simplifies High-Speed Signal Distribution.” Copyright © 2002 Maxim Integrated Products, Sunnyvale, CA 94086. 4 pages.
“High Speed BUS LVDS Clock Distribution Using the DS92CK16 Clock Distribution Device (AN-1173),” Milt Schwartz. National Semiconductor, Application Note 1173, Sep. 2000. 8 pages.
“Low-Power Area-Efficient High-Speed I/O Circuit Techniques,” Ming-Ju Edward Lee, William J. Dally, and Patrick Chiang. IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000. pp. 1591-1599.
“A 0.4-4Gb/s CMOS Quad Transceiver Cell Using On-Chip Regulated Dual-Loop PLLs,” Kun-Yung Ken Chang, Jason Wei, Simon Li, Kevin Donnelly, Charles Huang, and Stefanos Sidiropoulos. Rambus, Inc., Los Altos, CA; T-RAM Inc., San Jose, CA; Aeluros Inc, Mountain View, CA. Jun. 2002, 4 pages.
Lau Benedict
Nguyen Huy
Vu Roxanne
Behiel Arthur J.
Callahan Timothy P.
Cox Cassandra
Rambus Inc.
Silicon Edge Law Group LLP
LandOfFree
Clock distribution network with process, supply-voltage, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock distribution network with process, supply-voltage, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution network with process, supply-voltage, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3415209