Pulse or digital communications – Synchronizers – Network synchronizing more than two stations
Reexamination Certificate
2011-07-19
2011-07-19
Puente, Eva Y (Department: 2611)
Pulse or digital communications
Synchronizers
Network synchronizing more than two stations
C375S375000, C375S258000, C375S354000, C375S348000, C370S294000
Reexamination Certificate
active
07983373
ABSTRACT:
A 10GBASE-T clocking method that limits EMI and increases SNR, while reducing power and conserving chip space is provided. The method includes simultaneous clocking of transmitters in an analog front end of a 10 gigabit Ethernet. The method includes providing at least two channels to a 10GBase-T analog front end, where the channel has at least a transmitter port and a receiver port, and providing at least two phase interpreters to the analog front end, where each phase interpreter is dedicated to one receiver port. A central clock generator is disposed to distribute a transmit clock to the phase interpreters and to the transmitter ports, where the transmit clock is further provided to the receiver ports from the phase interpreters. Any clock delay between the clock generator and each channel is balanced and clock phases between the channels are matched.
REFERENCES:
patent: 5361277 (1994-11-01), Grover
patent: 5864592 (1999-01-01), Itri
patent: 6219384 (2001-04-01), Kliza et al.
patent: 6426984 (2002-07-01), Perino et al.
patent: 6577689 (2003-06-01), Smith et al.
patent: 6643787 (2003-11-01), Zerbe et al.
patent: 2006/0251194 (2006-11-01), Bublil et al.
patent: 2008/0151792 (2008-06-01), Taich et al.
Dyer Kenneth C.
Little James M.
Dorsey & Whitney LLP
Puente Eva Y
Vintomie Networks B.V., LLC
LandOfFree
Clock distribution for 10GBase-T analog front end does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock distribution for 10GBase-T analog front end, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution for 10GBase-T analog front end will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2654698