Clock distribution circuit with active de-skewing

Details Clock distribution circuit with active de-skewing Clock distribution circuit with active de-skewing

1992-06-04

1994-03-29

Sikes, William L.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307527, 328133, 328 55, G01R 2504

Patent

active

052988660

ABSTRACT:
A clock distribution circuit with multiple clock drivers distributing a clock signal on multiple signal paths has active de-skewing logic circuitry for equalizing the total clock delay to the different clock recipient circuits in a system. The de-skewing logic uses a return path parallel to the outward signal path to sense the propagation delay and includes a phase comparator with inputs receiving the return signal and a reference signal for comparison of their phase. Voltage-controlled delay elements, responsive to a control voltage provided by a charge pump controlled by the phase comparator, adds or removes equal amounts of delay to the outward and return signal paths until the return signal phase matches that of the reference signal. Each clock driver may have its own de-skewing circuitry or may share a common reference signal. In one embodiment the de-skewing circuitry for each driver time-shares a common phase comparator and charge pump, using sample-and-hold circuits to store the control voltages obtained by the comparisons. Input receivers on the return paths may have selectable input buffers to take into account the different buffer delays of different logic family types of the clock recipients.

REFERENCES:
patent: 4755704 (1988-06-01), Flora et al.
patent: 4868522 (1989-09-01), Popat et al.
patent: 4899071 (1990-02-01), Morales
patent: 5103192 (1992-04-01), Sekine et al.
patent: 5118975 (1992-06-01), Hillis et al.
patent: 5124569 (1992-06-01), Phillips
patent: 5164677 (1992-11-01), Hawkins et al.
patent: 5221863 (1993-06-01), Motegi
Johnson, Mark G. and Hudson, Edwin L., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization", IEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1218-1219.

Affiliated with

Also associated with

Rating

Clock distribution circuit with active de-skewing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock distribution circuit with active de-skewing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution circuit with active de-skewing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-794921