Clock distributing logic and clock skew control design method fo

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Converting – per se – of an ac input to corresponding dc at an...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327261, G06F 104

Patent

active

056280009

ABSTRACT:
A clock distributing logic for distributing a clock signal in a circuit and reducing clock skew which occurs during the distributing of the clock signal in the circuit and a method for designing the same. The clock distributing logic includes at least two stages of clock amplifying gates for distributing the clock signal to source and sink sides of the circuit. Each of the at least two stages are successively connected to each other. Further, each of the at least two stages except a last stage includes clock amplifying gates of a same size providing a same driving ability. The last stage of clock amplifying gates includes clock amplifying gates of different sizes providing different driving abilities. The size of each clock amplifying gate of the last stage of clock amplifying gates is set to make the delay in distributing the clock signal in the circuit coincide with a desired clock signal distributing cycle.

REFERENCES:
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5164619 (1992-11-01), Luebs
patent: 5235521 (1993-08-01), Johnson et al.
patent: 5258660 (1993-11-01), Nelson et al.
patent: 5268656 (1993-12-01), Muscavage
patent: 5272390 (1993-12-01), Watson, Jr. et al.
patent: 5298866 (1994-03-01), Kaplinsky
patent: 5369640 (1994-11-01), Watson et al.
Exact Zero Skew, Ren-Song Tsay, IBM, T.J. Watson Research Center IEEE, 1991, pp. 336-339.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Clock distributing logic and clock skew control design method fo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock distributing logic and clock skew control design method fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distributing logic and clock skew control design method fo will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2140100

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.