Clock dejitter circuits for regenerating jittered clock signals

Details Clock dejitter circuits for regenerating jittered clock signals Clock dejitter circuits for regenerating jittered clock signals

1992-05-13

1994-02-22

Kuntz, Curtis

Pulse or digital communications

Spread spectrum

Direct sequence

370102, H04L 700, H04J 306

Patent

active

052895076

ABSTRACT:
Clock dejitter circuits are provided and comprise control circuits for generating a plurality of pulses over a clock cycle, and clock circuits for tracking the speeds of jittered incoming data signal and based on those speeds, and utilizing the plurality of pulses generating substantially unjittered data signals at the nominal rates of the jittered incoming signals. A control circuit broadly includes a divide by value x-divide by value x+1 circuit which receives a fast input clock signal, a modulus y counter, and a count decode for providing z control pulses over the count of y, and a logic gate for taking the outputs from the count decode and controlling the divide block to guarantee hat the divide block divides the fast input clock signal by value x q times for every r times the divide block divides the fast input clock signal by value x+1; wherein q plus r equals y, and z equals either q+1 or r+1.

REFERENCES:
patent: 4053715 (1977-10-01), Drapkin
patent: 4159535 (1979-06-01), Fuhrman
patent: 4551830 (1985-11-01), Huttman
patent: 4667324 (1987-05-01), Graves
patent: 4674088 (1987-06-01), Grover
patent: 4685101 (1987-08-01), Segal et al.
patent: 4833673 (1989-05-01), Chao et al.
patent: 5033064 (1991-06-01), Upp

Affiliated with

Also associated with

Rating

Clock dejitter circuits for regenerating jittered clock signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock dejitter circuits for regenerating jittered clock signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock dejitter circuits for regenerating jittered clock signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-177714