Clock data recovery with selectable phase control

Details Clock data recovery with selectable phase control Clock data recovery with selectable phase control

2006-08-29

2006-08-29

Tran, Khai (Department: 2611)

Pulse or digital communications

Synchronizers

Frequency or phase control using synchronizing signal

C375S294000, C375S327000, C375S371000, C375S373000, C327S099000, C327S277000, C327S284000, C714S738000, C714S744000

Reexamination Certificate

active

07099424

ABSTRACT:
A clock data recovery (CDR) circuit to recover a clock signal and data signal from an input signal. The CDR circuit includes a control circuit, a select circuit and a phase adjust circuit. The control circuit generates a first control signal according to a phase relationship between the input signal and a first clock signal. The select circuit is coupled to receive the first control signal from the control circuit and coupled to receive a second control signal. The select circuit is responsive to a select signal to select either the first control signal or the second control signal to be output as a selected control signal. The phase adjust circuit is coupled to receive the selected control signal from the select circuit, the phase adjust circuit being responsive to the selected control signal to adjust the phase of the first clock signal.

REFERENCES:
patent: 5742798 (1998-04-01), Goldrian
patent: 5799048 (1998-08-01), Farjad-Rad et al.
patent: 6008680 (1999-12-01), Kyles et al.
patent: 6044123 (2000-03-01), Takla
patent: 6075416 (2000-06-01), Dalmia
patent: 6725408 (2004-04-01), Cao et al.
patent: 02000035831 (2000-02-01), None
patent: WO 00/70460 (2000-11-01), None
“Cypress Applications Handbook,” Cypress Semiconductor Corporation, 1996, pp. 6-26 to 6-33.
“An Integratable 1-2.5 Gbps Low Jitter CMOS Transceiver with Built in Self Test Capability,” Ah-Lyan Yee, Richard Gu, et al., Symposium on VLSI Circuits Digest of Technical Papers, 1999, pp. 45-46.
“A Semidigital Dual Delay-Locked Loop,” Stefanos Sidiropolous and Mark A. Horowitz, IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, pp. 1683-1692.

Affiliated with

Also associated with

Rating

Clock data recovery with selectable phase control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock data recovery with selectable phase control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock data recovery with selectable phase control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3636095