Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2007-01-30
2007-01-30
Nuton, My-Trang (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S427000
Reexamination Certificate
active
10627632
ABSTRACT:
A clock control circuit for reducing jitter has at least one averaging circuit for generating, and outputting from an output terminal, a signal having a time difference obtained by internally dividing a time difference between first and second signals input respectively from first and second input terminals. First and second clock signals are supplied respectively to the first and second input terminals of the timing averaging circuit, and a clock in which a time difference between pulses of the first and second clock signals is averaged is generated.
REFERENCES:
patent: 5469116 (1995-11-01), Slemmer
patent: 5617043 (1997-04-01), Han et al.
patent: 5896055 (1999-04-01), Toyonaga et al.
patent: 5923188 (1999-07-01), Kametani et al.
patent: 5939919 (1999-08-01), Proebsting
patent: 5955896 (1999-09-01), Horiguchi et al.
patent: 6137336 (2000-10-01), Baba et al.
patent: 6184736 (2001-02-01), Wissell et al.
patent: 6225844 (2001-05-01), Fujiwara
patent: 8-137091 (1996-05-01), None
patent: 8-237091 (1996-09-01), None
J. Han et al., “Skew Minimization Techniques for 256M-bit Synchronous DRAM and Beyond”, Symposium on VLSI Circuits Digest of Technical Papers (1998), pp. 192-193.
R.B. Watson et al., “Clock Buffer Chip with Absolute Delay Regulation Over Process and Environmental Variations”, Proc. of IEEE, Custom Integrated Circuits Conference (1992), pp. 25.2.1-25.2.5.
Y. Okajima, et al., “Digital Delay Locked Loop and Design Technique for High Speed Synchronous Interface”, IEICE Trans. Electron, vol. E79-C, No. 6, Jun. 1996, pp. 798-807.
NEC Electronics Corporation
Nuton My-Trang
Sughrue & Mion, PLLC
LandOfFree
Clock control method and circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock control method and circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock control method and circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3792611