Clock control circuit for suppressing clock pulses

Details Clock control circuit for suppressing clock pulses Clock control circuit for suppressing clock pulses

1991-07-15

1993-03-09

Sikes, William L.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

328109, 307480, 307518, H03K 1700, H03K 1900

Patent

active

051929147

ABSTRACT:
In a clock control circuit for suppressing a clock pulse in a plurality of devices which operate in synchronization with each other, the clock control circuit detects first and second clock suppress conditions, generates a first clock suppress signal in all the devices based on the detection of the first clock suppress condition, generates a second clock suppress signal in a particular device based on the detection of the first or second clock suppress conditions, transmits the clock suppress signals to all the devices, and suppresses the clock pulse in all the devices based on the first and second clock suppress signals. The second clock suppress signal suppresses the clock pulse after it is suppressed by the first clock suppress signal, and continues to suppress the clock pulse until a suppression release signal is received.

REFERENCES:
patent: 4780890 (1988-10-01), Kane
patent: 4961013 (1990-10-01), Obermeyer et al.
patent: 4998025 (1991-03-01), Watanabe

Affiliated with

Also associated with

Rating

Clock control circuit for suppressing clock pulses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock control circuit for suppressing clock pulses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock control circuit for suppressing clock pulses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-212897