Clock control circuit and method

Details Clock control circuit and method Clock control circuit and method

2006-10-10

2006-10-10

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S292000, C327S295000

Reexamination Certificate

active

07119598

ABSTRACT:
A clock controlling circuit and method for eliminating the delay difference in the entire clock propagation line. Circuit scale is reduced as compared to a case of using a PLL or DLL circuit. A timing averaging circuit10is fed with clocks from a position on a forward route111of a direction-reversed clock propagation path, adapted for being fed with input clocks at its one end, and from a position on a return route112corresponding to the position on the forward route111. The timing difference between these clocks is averaged to output an averaged timing difference.

REFERENCES:
patent: 4998262 (1991-03-01), Wiggers
patent: 5361277 (1994-11-01), Grover
patent: 5528187 (1996-06-01), Sato et al.
patent: 5663661 (1997-09-01), Dillon et al.
patent: 5684424 (1997-11-01), Felix et al.
patent: 5726596 (1998-03-01), Perez
patent: 5896055 (1999-04-01), Toyonaga et al.
patent: 5990721 (1999-11-01), Mellitz
patent: 6111448 (2000-08-01), Shibayama
patent: 6157238 (2000-12-01), Na et al.
patent: 6191632 (2001-02-01), Iwata et al.
patent: 6229368 (2001-05-01), Lee
patent: 04-229634 (1992-08-01), None
patent: 06-314970 (1994-11-01), None
patent: 09-134226 (1997-05-01), None
patent: 09-213808 (1997-08-01), None
patent: 9-258841 (1997-10-01), None
patent: 09-258841 (1997-10-01), None
patent: 09-325830 (1997-12-01), None
patent: 10-283059 (1998-10-01), None
patent: 11-004145 (1999-01-01), None
patent: 11-4145 (1999-01-01), None
patent: 11-4146 (1999-01-01), None
patent: 11-007764 (1999-01-01), None
patent: 11-353268 (1999-12-01), None
patent: 2000-099190 (2000-04-01), None
“Full Swing or Partial Swing Complementary Mentanl Oxide”, IBM Technical Disclosure Bullentin, Jun. 1996.
Korean Office Action dated Jun. 27, 2003 with English translation.
Japanese Office Action dated Mar. 25, 2003 with partial translation.

Affiliated with

Also associated with

Rating

Clock control circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock control circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock control circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3717508