Clock circuitry for generating multiple clocks with...

Details Clock circuitry for generating multiple clocks with... Clock circuitry for generating multiple clocks with...

2008-10-22

2010-11-23

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Rectangular or pulse waveform width control

C327S172000

Reexamination Certificate

active

07839194

ABSTRACT:
Clocking circuitry includes a first clock generator to generate a first clock signal and having a first duty cycle correction input, and a second clock generator to generate a second clock signal and having a second duty cycle correction input. Some embodiments have more than two clock generators. A multiplexer selects between the clock signals from the clock generators. The multiplexer has a first input coupled to the first clock signal and has a second input coupled to the second clock signal, and has a clock output coupled to a clock input of a duty cycle circuit. The duty cycle circuit receives the selected clock signal from the multiplexer and generates a duty cycle correction signal.

REFERENCES:
patent: 5008636 (1991-04-01), Markinson et al.
patent: 5572158 (1996-11-01), Lee et al.
patent: 6040726 (2000-03-01), Martin
patent: 6084452 (2000-07-01), Drost et al.
patent: 6320437 (2001-11-01), Ma
patent: 6342801 (2002-01-01), Shin
patent: 6366115 (2002-04-01), DiTommaso
patent: 6373308 (2002-04-01), Nguyen
patent: 6373309 (2002-04-01), Bang
patent: 6384652 (2002-05-01), Shu
patent: 6411145 (2002-06-01), Kueng et al.
patent: 6424178 (2002-07-01), Harrison
patent: 6426660 (2002-07-01), Ho et al.
patent: 6448828 (2002-09-01), Stark et al.
patent: 6452432 (2002-09-01), Kim
patent: 6459314 (2002-10-01), Kim
patent: 6466071 (2002-10-01), Kim et al.
patent: 6486723 (2002-11-01), DeRyckere et al.
patent: 6501313 (2002-12-01), Boerstler et al.
patent: 6518809 (2003-02-01), Kotra
patent: 6535040 (2003-03-01), Jung et al.
patent: 6535051 (2003-03-01), Kim
patent: 6566918 (2003-05-01), Nguyen
patent: 6566925 (2003-05-01), Ma
patent: 6583657 (2003-06-01), Eckhardt et al.
patent: 6593789 (2003-07-01), Atallah et al.
patent: 6603337 (2003-08-01), Cho
patent: 6636098 (2003-10-01), Kizer
patent: 6967514 (2005-11-01), Kizer et al.
patent: 7307461 (2007-12-01), Nguyen et al.
patent: 7595675 (2009-09-01), Boerstler et al.
patent: 7612620 (2009-11-01), Rausch et al.
patent: 7675337 (2010-03-01), Koo
patent: 2004/0150453 (2004-08-01), Farjad-rad
patent: 2007/0252631 (2007-11-01), Kaviani et al.

Affiliated with

Also associated with

Rating

Clock circuitry for generating multiple clocks with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock circuitry for generating multiple clocks with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock circuitry for generating multiple clocks with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4248588