Clock buffer circuit having short propagation delay

Details Clock buffer circuit having short propagation delay Clock buffer circuit having short propagation delay

1999-10-26

2003-03-25

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S299000, C327S374000

Reexamination Certificate

active

06538488

ABSTRACT:

FIELD OF THE INVENTION
The invention generally relates to digital circuits, and more particularly relates to a clock buffer circuit having a short propagation delay.
BACKGROUND OF THE INVENTION
Along with the fulfillment of the promised performance and functionality of a Very Large Scale Integration (VLSI) digital integrated circuit chip, come new challenges. At the very heart of all synchronous digital systems are clock pulses. To maintain synchronization of numerous functional blocks fabricated at various locations on the VLSI chip, the clock pulses must be redistributed to each such functional block. To reduce clock loading and to increase clock driving strength, a number of clock buffer circuits are used.
Various clock buffer circuits are known in the prior art.
FIG. 1A
is a functional block diagram of a typical clock buffer circuit using a string of inverting amplifiers.
FIG. 1B
is an example schematic diagram for the circuit of
FIG. 1A
, showing an implementation using type n Field Effect transistors (nFETs) and type p Field Effect Transistors (pFETs).
While the clock buffer circuits of the prior art provide some advantages, some limitations still remain. Simulation predicts that for the prior art circuit in
FIG. 1B
, a propagation delay along an electrical path through the circuit from an input, clock_in, to an output, clock_out, is substantially longer than approximately one hundred and thirty picoseconds (when the circuit is fabricated using a 0.18 micron process and voltage swing of approximately one and a third volt are used.)
Such a long propagation delay through the clock buffer circuit of the prior art leads to other difficulties, such as increased power dissipation, as well as increased accumulated clock timing skew at the various locations on the VLSI chip due to processing, voltage and temperature variations.
What is needed is a clock buffer circuit having a reduced propagation delay therethrough relative to such prior art, so as to provide reduced accumulated clock timing skew and reduced power dissipation.
SUMMARY OF THE INVENTION
The invention provides a novel clock buffer circuit having a reduced propagation delay therethrough relative to the prior art discussed previously herein, so as to provide reduced accumulated clock timing skew and reduced power dissipation.
Briefly, and in general terms the clock buffer circuit of the invention has a clock input for receiving an initial clock pulse thereto, and a clock output for transmitting a buffered clock pulse therethrough. A first driver chain arrangement of transistors is coupled with the clock input and the clock output for switching the buffered clock pulse from a low voltage level to a high voltage level. A second driver chain arrangement of transistors is coupled with the clock input and the clock output for switching the buffered clock pulse from the high voltage level to the low voltage level.
The clock buffer circuit further includes a holder circuit coupled with the first and second driver chain and with the clock output for alternately holding the clock output at one of the high and low voltage levels. A trigger circuit for the first driver chain is coupled with the clock input for generating a first level trigger pulse in response thereto, and also is coupled with the first driver chain for applying the first level trigger pulse thereto. Similarly, a trigger circuit for the second driver chain is coupled with the clock input for generating a trigger pulse in response thereto, and also is coupled with the second driver chain for applying the trigger pulse thereto.
Other aspects and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.


REFERENCES:
patent: 4612466 (1986-09-01), Stewart
patent: 4985643 (1991-01-01), Proebsting
patent: 4992676 (1991-02-01), Gerosa et al.
patent: 5061864 (1991-10-01), Rogers
patent: 5124568 (1992-06-01), Chen et al.
patent: 5149990 (1992-09-01), Yamazaki et al.
patent: 5239211 (1993-08-01), Jinbo
patent: 5512854 (1996-04-01), Park
patent: 5519344 (1996-05-01), Proebsting
patent: 5596296 (1997-01-01), Asazawa
patent: 5610548 (1997-03-01), Masleid
patent: 5675273 (1997-10-01), Masleid
patent: 5717343 (1998-02-01), Kwong
patent: 5760620 (1998-06-01), Doluca
patent: 5760634 (1998-06-01), Fu
patent: 5828249 (1998-10-01), Sessions
patent: 5977807 (1999-11-01), Watanabe
patent: 6040713 (2000-03-01), Porter et al.
patent: 6104643 (2000-08-01), Merritt
patent: 6236237 (2001-05-01), Wong et al.

Affiliated with

Also associated with

Rating

Clock buffer circuit having short propagation delay does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock buffer circuit having short propagation delay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock buffer circuit having short propagation delay will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3039210