Clock and data recovery circuit

Details Clock and data recovery circuit Clock and data recovery circuit

2011-07-19

2011-07-19

Ha, Dac V (Department: 2611)

Pulse or digital communications

Synchronizers

Synchronizing the sampling time of digital data

C327S147000, C327S156000, C342S103000, C375S215000, C375S294000, C375S327000, C375S376000, C386S204000, C388S911000, C455S180300, C455S260000

Reexamination Certificate

active

07983370

ABSTRACT:
A clock and data recovery circuit including a phase synchronization loop including an oscillator, the oscillation frequency of which is variably controlled, the phase synchronization loop performing phase-synchronization of a clock signal output from the oscillator with an input data signal. The circuit also includes a discriminator circuit, responsive to a clock signal for discrimination, for discriminating the input data signal and outputting the discriminated signal. The circuit further includes a phase detector circuit for detecting the phase difference between an output data signal, discriminated and output by the discriminator circuit, and the input data signal. The circuit also includes a phase shift circuit for shifting the phase of the clock signal, output from the oscillator, based on a comparison result output from the phase detector circuit. The clock signal, which is output from the phase shift circuit, is supplied as the clock signal for discrimination to the discriminator circuit.

REFERENCES:
patent: 5610954 (1997-03-01), Miyashita et al.
patent: 5761617 (1998-06-01), Yonekura et al.
patent: 6249160 (2001-06-01), Tagami et al.
patent: 6566967 (2003-05-01), Anumula et al.
patent: 2004/0207437 (2004-10-01), Shibahara et al.
patent: 5-327683 (1993-12-01), None
patent: 9-148922 (1997-06-01), None
patent: 2000-216763 (2000-08-01), None
patent: 2000-228660 (2000-08-01), None
patent: 2001-127626 (2001-05-01), None
patent: 2001-156630 (2001-06-01), None
patent: 2001-345793 (2001-12-01), None
patent: 2004-235842 (2004-08-01), None
Razavi, Behzad; “Design of Integrated Circuits for Optical Communications”; pp. 296-297; published by McGraw-Hill Higher Education; New York, NY, Sep. 2002.
International Search Report, International Patent Application No. PCT/JP2004/017573, mailed Mar. 8, 2005.
International Preliminary Report on Patentability, International Patent Application No. PCT/JP2004/017573, issued Jul. 27, 2006. (English translation).

Affiliated with

Also associated with

Rating

Clock and data recovery circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock and data recovery circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock and data recovery circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2640022