Clamping circuit for an analog to digital converter

Details Clamping circuit for an analog to digital converter Clamping circuit for an analog to digital converter

1986-10-21

1989-03-07

Roskoski, Bernard

Coded data generation or conversion

Analog to or from digital conversion

358158, 358172, 341 12, H03K 1302

Patent

active

048110167

ABSTRACT:
A clamping circuit clamps a threshold of an analog to digital converter (ADC) to a signal level just below the black level of a television signal.

REFERENCES:
patent: 3541315 (1970-11-01), Naydan et al.
patent: 4513278 (1985-04-01), Seitz et al.
patent: 4562471 (1985-12-01), Eouzan et al.
Patent Abstracts of Japan, vol. 1, No. 90 (E-037), Aug. 22, 1977 of JP-A-52-25556 (Hitachi Seisakusho K.K.) Feb. 25, 1977.
Y. Eto et al., "Digital Processing Amplifier and Color Encoder", SMPTE Journal, vol. 87, No. 1, Jan. 15-19, 1978, pp. 15-19.
EP-A-0 074 683 (Philips Electronic).
Patent Abstracts of Japan, vol. 7, No. 236 (E-205) [1381], Oct. 20, 1983 of JP-A-58-124373 (Nippon Hoso Hyokai) Jul. 23, 1983.

Affiliated with

Also associated with

Rating

Clamping circuit for an analog to digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clamping circuit for an analog to digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clamping circuit for an analog to digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1671703