Circuits to delay a signal from DDR-SDRAM memory device...

Details Circuits to delay a signal from DDR-SDRAM memory device... Circuits to delay a signal from DDR-SDRAM memory device...

2006-08-22

2008-10-07

Dinh, Son (Department: 2824)

Static information storage and retrieval

Addressing

Sync/clocking

Reexamination Certificate

active

07433262

ABSTRACT:
A method for delaying a control signal, includes receiving a clock signal, determining a number of delay elements required to generate a first delay equal to a target amount of the period of the clock signal, receiving a data signal having an edge generated at the same time as an edge of the control signal, determining a fraction number equal to the number of delay elements needed to generate a second delay for the data signal or the control signal to align their edges, divided by the number of cascaded delay elements necessary to provide a delay equal to the target amount of the period of the clock signal, multiplied by the number of delay elements to generate the first delay, and delaying the control signal by the number of cascaded delay elements to realize said first delay altered by the fraction number of delay elements.

REFERENCES:
patent: 5656958 (1997-08-01), Albert et al.
patent: 5703915 (1997-12-01), Vergnes et al.
patent: 5977805 (1999-11-01), Vergnes et al.
patent: 6043694 (2000-03-01), Dortu
patent: 6222792 (2001-04-01), Hanzawa et al.
patent: 6396322 (2002-05-01), Kim et al.
patent: 6417715 (2002-07-01), Hamamoto et al.
patent: 6480439 (2002-11-01), Tokutome et al.
patent: 6581017 (2003-06-01), Zumkehr
patent: 6646929 (2003-11-01), Moss et al.
patent: 6677791 (2004-01-01), Okuda et al.
patent: 6721232 (2004-04-01), Kashiwazaki
patent: 6741522 (2004-05-01), Lin
patent: 6909315 (2005-06-01), Carnevale et al.
patent: 6928128 (2005-08-01), Sidiropoulos
patent: 6930949 (2005-08-01), Schaefer
patent: 6940768 (2005-09-01), Dahlberg et al.
patent: 6944070 (2005-09-01), Proebsting et al.
patent: 6954866 (2005-10-01), Vergnes
patent: 6982579 (2006-01-01), Lee
patent: 2004/0123207 (2004-06-01), Zumkehr et al.
patent: 2005/0027471 (2005-02-01), Vergnes
patent: 2005/0047192 (2005-03-01), Matsui et al.
patent: 2005/0050375 (2005-03-01), Novak et al.
patent: 2005/0089060 (2005-04-01), Vergnes
patent: 2005/0165996 (2005-07-01), Vergnes et al.
patent: 2005/0219888 (2005-10-01), Kwon et al.
patent: 2006/0224848 (2006-10-01), Matulik et al.
patent: 2006/0236007 (2006-10-01), Matulik

Affiliated with

Also associated with

Rating

Circuits to delay a signal from DDR-SDRAM memory device... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuits to delay a signal from DDR-SDRAM memory device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits to delay a signal from DDR-SDRAM memory device... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4001590