Patent
1994-06-13
1996-12-31
Bowler, Alyssa H.
395477, 395800, 395557, G06F 1316
Patent
active
055903045
ABSTRACT:
A processing system is provided which includes circuitry for generating memory requests at a first clock rate. Input queuing circuitry which includes at least one queue receives the memory requests from the circuitry at the first clock rate and outputs such memory requests at a second clock rate. A memory system stores and retrieves data in response to the memory requests, the memory system outputting data in response to read requests received from input queuing circuitry. An output queue is provided which receives data output from memory at the second clock rate and outputs such data at the first clock rate. Queuing control circuitry is provided which prevents overflow of output queue by controlling the number of memory requests sent in bursts from the input queuing system to the memory system and by controlling the wait time between such bursts.
REFERENCES:
patent: 3675217 (1972-07-01), Dauber et al.
patent: 4156798 (1979-05-01), Doelz
patent: 4674034 (1987-06-01), Iwashita et al.
patent: 4914653 (1990-04-01), Bishop et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5077686 (1991-12-01), Rubinstein
patent: 5241541 (1993-08-01), Farrell et al.
patent: 5307467 (1994-04-01), Kitazawa
patent: 5432918 (1995-07-01), Stamm
patent: 5432920 (1995-07-01), Yazawa et al.
patent: 5509136 (1996-04-01), Korekata et al.
Bowler Alyssa H.
Covex Computer Corporation
Davis Walter D.
LandOfFree
Circuits, systems and methods for preventing queue overflow in d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits, systems and methods for preventing queue overflow in d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits, systems and methods for preventing queue overflow in d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1149337