Computer graphics processing and selective visual display system – Display driving control circuitry – Controlling the condition of display elements
Patent
1995-09-27
2000-02-15
Luu, Matthew
Computer graphics processing and selective visual display system
Display driving control circuitry
Controlling the condition of display elements
G09G 500
Patent
active
060258403
ABSTRACT:
A processing system 100 is disclosed which includes a system master 101, a system bus 102 coupled to the master, and a plurality of bus interface circuits 106 coupled to bus 102. A first one of the bus interfaces 106 includes a mapping signal input coupled to the master and a mapping signal output, the first bus interface 106 operable to latch-in at least one first selected address bit presented by the master on the system bus in response to a mapping enable signal received at the mapping signal input from the master 101. A second bus interface 106 is provided coupled to the bus 102 and having a mapping signal input coupled to the mapping signal output of first bus interface 106, the second bus interface 106 operable to latch-in at least one second selected address bit presented by the master 101 on the bus 102 in response to a second mapping enable signal received at the mapping input of the second bus interface 106 from the first bus interface 106.
REFERENCES:
patent: 4775931 (1988-10-01), Dickie et al.
patent: 4800376 (1989-01-01), Suga et al.
patent: 5001469 (1991-03-01), Pappas et al.
patent: 5465101 (1995-11-01), Akiba et al.
patent: 5473573 (1995-12-01), Rao
patent: 5524197 (1996-06-01), Uya et al.
patent: 5588106 (1996-12-01), Habata
"Systems & Computers in Japan" vol. 21, No. 3, 1990, New York pp. 14-23 M. Ishii, et al. "A Highly Parallel Processor Cap".
"IBM Technical Disclosure Bulletin" vol. 30, No. 10, Mar., 1988 pp. 185-187 "Mixed Memory Card Size Through Address Gap Handling".
Cirrus Logic Inc.
Luu Matthew
Murphy, Esq. James J.
Shaw Steven A.
LandOfFree
Circuits, systems and methods for memory mapping and display con does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits, systems and methods for memory mapping and display con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits, systems and methods for memory mapping and display con will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1909568