Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2007-09-14
2011-11-29
Barnie, Rexford (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S111000
Reexamination Certificate
active
08068319
ABSTRACT:
Circuits, systems, and methods for protecting an integrated circuit having independently-powered circuit sections from electrostatic discharge events. The integrated circuit generally comprises an ESD control line, a first circuit having a first electrostatic discharge (ESD) device coupled to a first positive voltage rail, a first negative voltage rail, and the ESD control line, the first ESD device configured to activate an ESD control signal on the ESD control line when an electrostatic discharge occurs, and a second circuit having a second positive voltage rail, a second negative voltage rail, and a second ESD device, coupled to the second positive voltage rail, the second negative voltage rail, and the ESD control line, the second ESD device configured to shunt current between the second positive voltage rail and the second negative voltage rail when the ESD control signal is activated. The present invention advantageously protects integrated circuits having independently-powered circuit sections from electrostatic discharge events without adding redundant power and/or ground pads by sharing ESD shunting capacity between circuit sections during an ESD event.
REFERENCES:
patent: 6876233 (2005-04-01), Bernardson
patent: 6947267 (2005-09-01), Liu et al.
patent: 7064358 (2006-06-01), Manna et al.
patent: 7087968 (2006-08-01), Lai et al.
patent: 7106562 (2006-09-01), Kitagawa
patent: 7245467 (2007-07-01), Yeh et al.
patent: 2004/0109270 (2004-06-01), Stockinger et al.
patent: 2004/0141269 (2004-07-01), Kitagawa
patent: 2005/0068702 (2005-03-01), Connor et al.
Barnie Rexford
Mai Tien
Marvell International Ltd.
LandOfFree
Circuits, systems, algorithms and methods for ESD protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits, systems, algorithms and methods for ESD protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits, systems, algorithms and methods for ESD protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4302494