Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Patent
1997-02-07
2000-04-25
Coleman, Eric
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
712 35, 704270, G06F 1700
Patent
active
060556196
ABSTRACT:
An audio information processing subsystem 200 is disclosed which includes a stream processor 100 for simultaneously processing multiple streams of audio data. Processing subsystem 200 also includes a program memory 202 coupled to stream processor 100 for storing instructions for controlling processing system 200 and a data memory 203/204 also coupled to stream processor 100. Additionally, a direct memory access circuitry 208 is provided for controlling direct memory accesses to a selected one of program memory 202 and data memory 203/204.
REFERENCES:
patent: 4135249 (1979-01-01), Irwin
patent: 4187549 (1980-02-01), Bond et al.
patent: 4276595 (1981-06-01), Brereton et al.
patent: 4367525 (1983-01-01), Brown et al.
patent: 4410940 (1983-10-01), Carlson et al.
patent: 4575812 (1986-03-01), Kloker et al.
patent: 4631671 (1986-12-01), Kawashifa
patent: 4703449 (1987-10-01), Berman
patent: 4716523 (1987-12-01), Burus et al.
patent: 4722068 (1988-01-01), Kuroda et al.
patent: 4736335 (1988-04-01), Barkan
patent: 4748582 (1988-05-01), New et al.
patent: 4800524 (1989-01-01), Roesgen
patent: 4811269 (1989-03-01), Hirose et al.
patent: 4847750 (1989-07-01), Daniel
patent: 4876660 (1989-10-01), Owen et al.
patent: 4893268 (1990-01-01), Denman et al.
patent: 4930069 (1990-05-01), Batra et al.
patent: 4991131 (1991-02-01), Yeh et al.
patent: 4992934 (1991-02-01), Portanova et al.
patent: 4999769 (1991-03-01), Costes et al.
patent: 5003465 (1991-03-01), Chisholm et al.
patent: 5005121 (1991-04-01), Nakuda et al.
patent: 5027374 (1991-06-01), Rossmann
patent: 5056010 (1991-10-01), Huang
patent: 5142675 (1992-08-01), Oi et al.
patent: 5155830 (1992-10-01), Kurashige
patent: 5163136 (1992-11-01), Richmond
patent: 5179531 (1993-01-01), Yamaki
patent: 5293596 (1994-03-01), Toyokura et al.
patent: 5333274 (1994-07-01), Amini et al.
patent: 5355462 (1994-10-01), Rousseau
patent: 5377325 (1994-12-01), Chan
patent: 5381360 (1995-01-01), Shridhar et al.
patent: 5404522 (1995-04-01), Carmon
patent: 5414815 (1995-05-01), Schwede
patent: 5448706 (1995-09-01), Fleming et al.
patent: 5473756 (1995-12-01), Traylor
patent: 5483239 (1996-01-01), Arczynski
patent: 5490257 (1996-02-01), Hoberman et al.
patent: 5491793 (1996-02-01), Somasundarum et al.
patent: 5513374 (1996-04-01), Baji
patent: 5517436 (1996-05-01), Andreas
patent: 5535417 (1996-07-01), Baji
patent: 5550767 (1996-08-01), Taborn et al.
patent: 5574934 (1996-11-01), Mirashrafi
patent: 5633897 (1997-05-01), Fettweis
patent: 5644787 (1997-07-01), Nakamura et al.
patent: 5652903 (1997-07-01), Weng
patent: 5689691 (1997-11-01), Mann
patent: 5889480 (1999-03-01), Kim
P. Sadayappan et al.: "Task Distribution on a Hierarchical Multicomputer" COM PCON Fall '84. The Small Computer, Whole Document.
Sohie, G.R.L., et al. "A Digital Signal Processor with IEEE Floating Point Arithmatic" IEEE Micro. vol. 8, No. 6 Dec. 1988 pp. 49-67.
Kohn, L., et al. "The Visual Instruction Set (VIS) in UltraSparctm" IEEE 1995 pp. 462-469 Conf. 40, Mar. 1995 XP000545454.
Patent Abstracts of Japan, vol. 7, No. 73 (p-186) Mar. 25, 1983 Takahashi Rikiyoshi/Inventor.
Gerber, C., et al., "Peripheral Component Interconnect (PCI) Interface with the Quick Logic QL1 16.times.24 B FPGA" Western Elec. Show & Convention, Anaheim, Sep. 27-29, 1994 & IEEE.
"Software Controlled Wrap-Around Buffer" IBM Tech. Discl. Ball. vol. 28, No. 12, May 1986 pp. 5314-5316.
Matsushita, U., et. al. "A 32.times.24 Bit Digital Audio Signal Processor" IEEE Transaction on Consumer Elect. vol. 35, No. 4 pp. 785-791, Nov. 1989.
Austin James D.
Barnette James D.
David Thomas Saroshan
Gephardt Douglas D.
Haban Scott Thomas
Cirrus Logic Inc.
Coleman Eric
Murphy, Esq. James J.
Violette, Esq. J. P.
LandOfFree
Circuits, system, and methods for processing multiple data strea does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits, system, and methods for processing multiple data strea, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits, system, and methods for processing multiple data strea will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1002866