Circuits for setting the display mode and the correction mode of

Details Circuits for setting the display mode and the correction mode of Circuits for setting the display mode and the correction mode of

1975-11-20

1977-08-23

Jackmon, E. S.

58 50R, 58 58, 58 855, G04B 1124, G04B 1930, G04B 2700

Patent

active

040431142

ABSTRACT:
The setting circuit comprises first and second switches; a first signal generating circuit which generates a pulse signal each time the first switch is closed; a second signal generating circuit for generating 0 and 1 level output signals from a first output terminal when the second switch is opened and closed and a pulse signal from a second output terminal each time the second switch is opened; a ring counter circuit including cascade connected first to third shift registers each connected to receive the pulse signal from the second signal generating circuit at the reset terminal thereof, said ring counter operating as a 3 digit ring counter when the second switch is opened but as a four digit ring counter when the second switch is closed, thereby producing control signals for setting the display mode and the correction mode of the electronic timepiece from the first output terminal of the signal generating circuit and predetermined output terminals of the ring counter circuit.

REFERENCES:
patent: 3788058 (1974-01-01), Idei
patent: 3852950 (1974-12-01), Yoda
patent: 3852952 (1974-12-01), Vittoz

Affiliated with

Also associated with

Rating

Circuits for setting the display mode and the correction mode of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuits for setting the display mode and the correction mode of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits for setting the display mode and the correction mode of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2307699