Circuits for locally generating non-integral divided clocks...

Details Circuits for locally generating non-integral divided clocks... Circuits for locally generating non-integral divided clocks...

2008-01-15

2008-01-15

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

C327S291000

Reexamination Certificate

active

11341032

ABSTRACT:
Circuitry for locally generating a ratio clock on a chip. The circuitry includes circuitry for generating a global clock signal having a global clock cycle. A state machine includes a counter going through a complete cycle in response to a non-integer number of global clock cycles. The state machine generates a control signal in response to the counter. Staging latches receive the control signal and generate a clock high signal and a clock low signal, the clock high signal and the clock low signal having patterns derived from a waveform of a target divided ratio clock, the clock high signal and the clock low signals have patterns that match the targeted divided clock frequency and duty cycle. A local pass gate receives the clock low signal and the clock high signal and generates an (n+0.5)-to-1 clock signal in response to the global clock signal, the clock high signal and the clock low signal.

REFERENCES:
patent: 5416443 (1995-05-01), Cranford, Jr. et al.
patent: 5596765 (1997-01-01), Baum et al.
patent: 5926053 (1999-07-01), McDermott et al.
patent: 6134670 (2000-10-01), Mahalingaiah
patent: 6272646 (2001-08-01), Rangasayee
patent: 6326812 (2001-12-01), Jefferson
patent: 6550013 (2003-04-01), Gervais et al.
patent: 6583648 (2003-06-01), Cai
patent: 6611920 (2003-08-01), Fletcher et al.
Japanese Patent, “Patent Abstracts of Japan”, (C) 1994, JPO & Japio.

Affiliated with

Also associated with

Rating

Circuits for locally generating non-integral divided clocks... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuits for locally generating non-integral divided clocks..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits for locally generating non-integral divided clocks... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3951650