Boots – shoes – and leggings
Patent
1982-06-30
1987-05-19
Shaw, Gareth D.
Boots, shoes, and leggings
340799, G06F 1300
Patent
active
046673059
ABSTRACT:
A general bit manipulator structure for parallel accessing a variable width data bus wherein, with a data bus of variable width N.sub.c and a data field of N.sub.f, the structure can place the data field on the data bus with bit 1 of the data field aligned with a selected bit n within the data bus width. If the data field N.sub.f extends beyond the end of the data bus, the overflow bits of the data field are "wrapped around" and placed at the beginning of the data bus starting at position 1 of the data bus. Also, special signals are generated and accompany these overflow or wrapped bits. Furthermore, select signals are generated to indicate which bits of the data bus contain valid data when the width of the data field is less than the width of the data bus. The structure includes a modulo N.sub.c combinational ring shifter for aligning the data field with the data bus. An overflow signal generator is provided using a subtraction circuit wherein the data field width is subtracted from the data bus width between alignment bit n and the end bit N.sub.c. A negative subtraction result indicates overflow and the magnitude of the result specifies the bit positions from bit 1 of the data bus for the wrapped around bits. A select signal generator including two decoders is provided to indicate the valid data bit positions of the data bus.
REFERENCES:
patent: 3500466 (1970-03-01), Carleton
patent: 3571803 (1971-03-01), Huttenhoff et al.
patent: 3665409 (1972-05-01), Miller et al.
patent: 3680058 (1972-07-01), DeSantis et al.
patent: 3739352 (1973-06-01), Packard
patent: 3781812 (1973-12-01), Wymore et al.
patent: 3949375 (1976-04-01), Ciarlo
patent: 3969704 (1976-07-01), Liebel, Jr.
patent: 4004283 (1977-01-01), Bennett et al.
patent: 4021655 (1977-05-01), Healey et al.
patent: 4023023 (1977-05-01), Bourrez et al.
patent: 4034346 (1977-07-01), Hostein
patent: 4057846 (1977-11-01), Cockerill et al.
patent: 4070710 (1978-06-01), Sukonich et al.
patent: 4075691 (1978-02-01), Davis et al.
patent: 4079452 (1978-03-01), Larson et al.
patent: 4109310 (1978-08-01), England et al.
patent: 4115856 (1978-09-01), Labeye-Voisin et al.
patent: 4126897 (1978-11-01), Capowski et al.
patent: 4128883 (1978-12-01), Duke et al.
patent: 4133030 (1978-12-01), Duke et al.
patent: 4135242 (1979-01-01), Ward et al.
patent: 4159534 (1979-06-01), Getson et al.
patent: 4174536 (1979-11-01), Minunas et al.
patent: 4205373 (1980-05-01), Shah et al.
patent: 4219874 (1980-08-01), Gusev et al.
patent: 4224676 (1980-09-01), Appelt
patent: 4258419 (1981-03-01), Blahut et al.
patent: 4271480 (1981-06-01), Vinot
patent: 4287563 (1981-09-01), Huston
patent: 4309754 (1982-01-01), Dinwiddie
patent: 4435792 (1984-03-01), Bechtolsheim
patent: 4467443 (1984-08-01), Shima
Dill Frederick H.
Ling Daniel T.
Matick Richard E.
McBride Dennis J.
Fairbanks Jonathan C.
Goodwin John J.
International Business Machines - Corporation
Shaw Gareth D.
LandOfFree
Circuits for accessing a variable width data bus with a variable does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits for accessing a variable width data bus with a variable, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits for accessing a variable width data bus with a variable will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1568679