Circuits and methods to reduce or eliminate signal-dependent...

Details Circuits and methods to reduce or eliminate signal-dependent... Circuits and methods to reduce or eliminate signal-dependent...

2011-03-15

2011-03-15

Nguyen, Linh V (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S118000, C341S120000, C341S144000, C341S172000, C323S268000, C323S273000, C323S280000, C323S282000

Reexamination Certificate

active

07907074

ABSTRACT:
Circuits and methods that improve the performance of voltage reference driver circuits and associated analog to digital converters are provided. A voltage reference driver circuit that maintains a substantially constant output voltage when a load current is modulated by an input signal is provided. The voltage reference driver circuit synchronously decouples a voltage regulation circuit from the load circuit when modulating events such as pulses caused by the load circuit during a switching interval are generated, preventing disturbance of the regulation circuitry and keeping its output voltage substantially constant.

REFERENCES:
patent: 5825321 (1998-10-01), Park
patent: 6046577 (2000-04-01), Rincon-Mora et al.
patent: 6465994 (2002-10-01), Xi
patent: 6677735 (2004-01-01), Xi
patent: 6859157 (2005-02-01), Gunther
patent: 6930622 (2005-08-01), Brede et al.
patent: 6972703 (2005-12-01), Yen et al.
patent: 7095356 (2006-08-01), Pentakota et al.
patent: 7151472 (2006-12-01), Huang et al.
patent: 7327166 (2008-02-01), Zanchi et al.
patent: 7456619 (2008-11-01), Sasaki et al.
patent: 7847530 (2010-12-01), Takagi
patent: 2007/0182399 (2007-08-01), Enjalbert
patent: 2009/0224737 (2009-09-01), Lou
patent: 2010/0066320 (2010-03-01), Dasgupta et al.
Ahmed Ali, et al., “A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC with 100 dB SFDR and 50 fs Jitter,” IEEE Journal of Solid-State Circuits, vol. 41, No. 8, Aug. 2006, pp. 1846-1855.
Zanchi, Alfio and Frank (Ching-Yuh) Tsay, “A 16-bit 65-MS/s 3.3-V Pipeline ADC Core in SiGe BiCMOS with 78-dB SNR and 180-fs Jitter,” IEEE Journal of Solid-State Circuits, vol. 40, No. 6, Jun. 2005, pp. 1225-1237.

Affiliated with

Also associated with

Rating

Circuits and methods to reduce or eliminate signal-dependent... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuits and methods to reduce or eliminate signal-dependent..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits and methods to reduce or eliminate signal-dependent... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2690841