Circuits and methods for reducing pin count in multiple-mode...

Details Circuits and methods for reducing pin count in multiple-mode... Circuits and methods for reducing pin count in multiple-mode...

2006-09-26

2006-09-26

McFadden, Susan (Department: 2626)

Data processing: speech signal processing, linguistics, language

Speech signal processing

For storage or transmission

C341S122000

Reexamination Certificate

active

07113907

ABSTRACT:
A method of controlling a terminal of an integrated circuit includes determining a frequency ratio between a frequency of a signal and a frequency of another signal received by an integrated circuit. A selected signal appearing at a selected terminal of the integrated circuit is selectively interpreted in accordance with an operating mode when the frequency ratio is below a selected value and in accordance with another operating mode when the frequency of the signal is above a selected value.

REFERENCES:
patent: 4577343 (1986-03-01), Oura
patent: 4811128 (1989-03-01), Ono et al.
patent: 6696829 (2004-02-01), Nguyen et al.
patent: 7049988 (2006-05-01), Duewer et al.

Affiliated with

Also associated with

Rating

Circuits and methods for reducing pin count in multiple-mode... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuits and methods for reducing pin count in multiple-mode..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits and methods for reducing pin count in multiple-mode... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3546573