Circuits and methods for implementing sub-integer-N...

Details Circuits and methods for implementing sub-integer-N... Circuits and methods for implementing sub-integer-N...

2007-01-10

2009-02-03

Kinkead, Arnold (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Afc with logic elements

C331S074000, C331S034000, C331S016000, C327S156000, C327S115000, C377S048000

Reexamination Certificate

active

07486145

ABSTRACT:
Circuits and methods are provided for implementing programmable sub-integer N frequency dividers for use in, e.g., frequency synthesizer applications, providing glitch free outputs signals with minimal fractional spurs. Phase-rotating sub-integer N frequency dividers are programmable to provide multi-modulus division with a wide range of arbitrary sub-integer division ratios.

REFERENCES:
patent: 4758802 (1988-07-01), Jackson
patent: 4796188 (1989-01-01), Gale et al.
patent: 5224132 (1993-06-01), Goldberg
patent: 5304938 (1994-04-01), Gregory et al.
patent: 5307071 (1994-04-01), Arnold et al.
patent: 5656958 (1997-08-01), Albert et al.
patent: 5970110 (1999-10-01), Li
patent: 5982840 (1999-11-01), Aisaka
patent: 6067339 (2000-05-01), Knapp et al.
patent: 6400233 (2002-06-01), Thomas
patent: 6671341 (2003-12-01), Kinget et al.
patent: 6931089 (2005-08-01), Wu et al.
patent: 7003049 (2006-02-01), Hietala
patent: 7181180 (2007-02-01), Teo et al.
patent: 7417510 (2008-08-01), Huang
patent: 2006/0290433 (2006-12-01), Leenaerts et al.
patent: 1341309 (2003-09-01), None
Masoud Zargari et al., “Single-Chip Dual-Band Tri-Mode CMOS Tranceiver for IEEE 802.11 a/b/g Wireless LAN”, IEEE Journal of Solid-State Circuits, vol. 39, No. 12, Dec. 2004, pp. 2239-2249.
Keliu Shu, et al., “A 2.4-GHz Monolithic Fractional-N Frequency Synthesizer with Robust Phase-Switching Prescaler and Loop Capacitance Muliplier”, IEEE Journal of Solid-State Circuits, vol. 38, No. 6, Jun. 2003, pp. 866-874.
Michel S.J. Steyaert, et al., “A 2-V CMOS Cellular Transceiver Front-End”, IEEE Journal of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1895-1907.
Jan Craninckx, et al., “A 1.75-GHz/3-V Dual Modulus Divide-by-128/129 Prescaler in 0.7-um CMOS”, IEEE Journal of Solid-State Circuits, vol. 31, No. 7, Jul. 1996, pp. 890-897.
Gerry C.T. Leung et al. “A 1-V 5.2-GHz CMOS Synthesizer for WLAN Applications”, IEEE Journal of Solid-State Circuits, vol. 39, No. 11, Nov. 2004, pp. 1873-1882.

Affiliated with

Also associated with

Rating

Circuits and methods for implementing sub-integer-N... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuits and methods for implementing sub-integer-N..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits and methods for implementing sub-integer-N... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4091614