Circuits and methods for clock signal duty-cycle correction

Details Circuits and methods for clock signal duty-cycle correction Circuits and methods for clock signal duty-cycle correction

2011-08-16

2011-08-16

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Rectangular or pulse waveform width control

C327S172000

Reexamination Certificate

active

07999589

ABSTRACT:
Duty-cycle correction circuits, clock distribution networks, and methods for correcting duty-cycle distortion are disclosed, including methods and apparatus for correcting duty-cycle distortion of differential output clock signals provided from a clock distribution network. In one such method, a single-ended clock signal is generated from differential input clock signals for distribution over a clock distribution network and from which the differential output clock signals are generated. A delay of a model delay path is matched to a propagation delay of the clock distribution network, and the single ended clock signal is adjusted to compensate for duty-cycle distortion.

REFERENCES:
patent: 5179303 (1993-01-01), Searles et al.
patent: 6927642 (2005-08-01), Hsieh
patent: 7078949 (2006-07-01), Kim et al.
patent: 7308065 (2007-12-01), Donnelly et al.
patent: 7701273 (2010-04-01), Choi
patent: 7791388 (2010-09-01), Gomm
patent: 2007/0159224 (2007-07-01), Dwarka et al.

Affiliated with

Also associated with

Rating

Circuits and methods for clock signal duty-cycle correction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuits and methods for clock signal duty-cycle correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits and methods for clock signal duty-cycle correction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2632466