Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Patent
1997-11-10
1999-11-16
Wells, Kenneth B.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
327147, 327233, 331DIG2, 375376, H03L 706
Patent
active
059864869
ABSTRACT:
A phase lock loop circuit. The phase lock loop circuit includes first and second pass gates. The pass gates include signal inputs that receive first and second reference signals, respectively. The pass gates also have enable inputs. The phase lock loop also includes a loop filter that is coupled to the outputs of the first and second pass gates. A loop oscillator is coupled to the output of the loop filter. A strobe circuit is coupled to the output of the loop oscillator. The strobe circuit provides an input signal to the enable inputs of the first and second pass gates so as to sample the first and second reference signals. The loop filter uses the samples of the first and second reference signals to create a control signal that forces the loop oscillator to output a signal with a phase that is between the phases of the first and second reference signals.
REFERENCES:
patent: 3792478 (1974-02-01), Le Parquier et al.
patent: 3869579 (1975-03-01), Otto
patent: 4563657 (1986-01-01), Qureshi
patent: 4600896 (1986-07-01), Cellerino
patent: 5475325 (1995-12-01), Nezu
patent: 5570053 (1996-10-01), Takla
patent: 5615177 (1997-03-01), Yahata
patent: 5719908 (1998-02-01), Greeff
patent: 5726607 (1998-03-01), Brede
ADC Telecommunications Inc.
Nguyen Minh
Wells Kenneth B.
LandOfFree
Circuits and methods for a phase lock loop for synchronous refer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits and methods for a phase lock loop for synchronous refer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits and methods for a phase lock loop for synchronous refer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1329187