Oscillators – Automatic frequency stabilization using a phase or frequency... – Tuning compensation
Reexamination Certificate
2005-09-06
2005-09-06
Nguyen, Linh My (Department: 2816)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Tuning compensation
C331SDIG002
Reexamination Certificate
active
06940356
ABSTRACT:
A phase locked loop, PLL, is described with multiple parallel charge pumps that are selectively disabled as phase lock is approached. A lock detection circuit is described that enabled reference currents to be fed to the parallel charge pumps. The error signal from a phase detector is arranged as UP and a DOWN signals that are averaged in the lock detector. When the average error is large, all the reference currents feed the charge pumps that provide a high loop gain to reduce the lock time. As the lock becomes closer selective reference currents are disabled to reduce loop gain so that a smooth transition to lock is made. Selectively switching currents into a low pass filter that usually follows a charge pump in a PLL circuit automatically reduces switching noise by the operation of the low pass filter.
REFERENCES:
patent: 4745372 (1988-05-01), Miwa
patent: 5675292 (1997-10-01), McCune, Jr.
patent: 5821818 (1998-10-01), Idei et al.
patent: 5942949 (1999-08-01), Wilson et al.
patent: 6097227 (2000-08-01), Hayashi
patent: 6476681 (2002-11-01), Kirkpatrick
patent: 6504437 (2003-01-01), Nelson et al.
patent: 6549079 (2003-04-01), Crook
patent: 6747521 (2004-06-01), Allott
patent: 0 528 651 (1993-02-01), None
patent: WO 96/29785 (1996-09-01), None
Hulfachor Ronald B.
McDonald, II James J.
Cesari and McKenna LLP
Fairchild Semiconductor Corporation
Nguyen Linh My
Paul, Esq. Edwin H.
LandOfFree
Circuitry to reduce PLL lock acquisition time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuitry to reduce PLL lock acquisition time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry to reduce PLL lock acquisition time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3430068