Circuitry for the delay adjustment of a clock signal

Details Circuitry for the delay adjustment of a clock signal Circuitry for the delay adjustment of a clock signal

1997-07-31

1999-08-31

Wells, Kenneth B.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

327241, 327279, H03H 1126

Patent

active

059458623

ABSTRACT:
Circuitry for adjusting the phase of an incoming periodic signal, typically a clock signal, throughout the entire period of the periodic signal. Phase adjustment circuitry has high resolution and employs only the number of delay elements in a delay chain necessary to span at least the period of the incoming signal or at least half the period in the case of dual chains receiving complementary clocks. Phase adjustment circuitry includes a delay chain of having a plurality of taps, a boundary detector for indicating when a tap is at a phase boundary of the incoming periodic signal, and selection circuitry for selecting one of the taps from the delay chain based on the boundary detector output and the selection circuitry input such that the selected tap is the desired phase adjustment of the incoming periodic signal and that the delay of the incoming signal is adjustable across its phase boundaries. Phase interpolation between the taps of the delay chain is employed to increase the resolution of the adjustment to the periodic signal. Duty cycle correction of the input clock and the selected output clock is employed to improve accuracy.

REFERENCES:
patent: 4626716 (1986-12-01), Miki
patent: 4884041 (1989-11-01), Walker
patent: 5180994 (1993-01-01), Martin et al.
patent: 5451894 (1995-09-01), Guo
patent: 5475344 (1995-12-01), Maneatis et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5534808 (1996-07-01), Takaki et al.
patent: 5663767 (1997-09-01), Rumreich et al.
patent: 5717362 (1998-02-01), Maneatis et al.
Tanoi et al., "A 250-622 MHz Deskew and Jitter-Sup-pressed Clock Buffer Using Two-Loop Architecture", IEEE J. of Solid-State Circuits, 31(4):487-493 (1996).
"Multifrequency Zero-Jitter Delay-Locked Loop", Avner Efendovich et al., IEEE Journal of Solid-State Circuits, vol. 29, No. 1, Jan. 1994.
"Skew Minimization Techniques for 256M-bit Synchronous DRAM and beyond", Jin-Man Han et al., IEEE Solid State Circuits Council Symposium on VLSI Circuits, Jun. 13-15, 1996.
"A 256 Mb SDRAM Using a Register-Controlled Digital DLL", Atsushi Hatakeyama et al., 1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers.
"A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", Thomas H. Lee et al., IEEE International Solid-State Circuits Conference 1994, Digest of Technical Papers.
"SA 20.2: A Semi-Digital DLL with Unlimited Phase Shift Capability and 0.08-400MHz Operating Range", Stefanos Sidiropoulos et al., 1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers.
"SA 17.4: A 660MB/s Interface Megacell Portable Circuit in 0.3 .mu.m CMOS ASIC", Kevin Donnelly et al., 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers.

Affiliated with

Also associated with

Rating

Circuitry for the delay adjustment of a clock signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuitry for the delay adjustment of a clock signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry for the delay adjustment of a clock signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2427327