Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2007-02-06
2007-02-06
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S605000
Reexamination Certificate
active
10291850
ABSTRACT:
Circuitry for carrying out an arithmetic operation requiring a plurality of iterations, such as division or square root operations, utilizes N sets of iteration circuitry arranged one after the other so that at least one of the sets of iteration circuitry receives an output from a preceding one of the sets of iteration circuitry. Each of the sets of iteration circuitry includes at least one adder part, wherein a full adder is provided by at least one part in one of the sets of iteration circuitry and a second part in a succeeding one of the sets of iteration circuitry.
REFERENCES:
patent: 4939686 (1990-07-01), Fandrianto
patent: 5177703 (1993-01-01), Mori et al.
patent: 5357237 (1994-10-01), Bearden et al.
patent: 5367477 (1994-11-01), Hinds et al.
patent: 5404324 (1995-04-01), Colon-Bonet
patent: 5787030 (1998-07-01), Prabhu et al.
patent: 5789955 (1998-08-01), Scheraga
patent: 5798955 (1998-08-01), Matsubara et al.
patent: 6108682 (2000-08-01), Matheny
patent: 6138138 (2000-10-01), Ogura
patent: 6298365 (2001-10-01), Dubey et al.
patent: 6564239 (2003-05-01), Matson et al.
patent: 6847985 (2005-01-01), Gupta et al.
patent: 0 717 350 (1996-06-01), None
Prabhu, et al.; 167 MHz Radix-8 Divide and Square Root Using Overlapped Radix-2 Sages;Proceedings of the 12th Symposium on Computer Arithmetic; IEEE Comp. Soc. Press, vol. symp, 12, pp. 155-162, Jul. 19, 1995; XP000548645.
S.E. McQuillan, “Fast VLSI Algorithms for Division and Square Root”;Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, Kluwer Academic Publishers, Dordrecht, JL, vol. 8, No. 2; Oct. 1, 1994; XP000483301.
Matsubara, et al.; “30ns 55-b Shared Radix 2 Division and Square Root Using a Self-Timed Circuit”;Proceedings of the 12th Symposium on Computer Arithmetic; IEEE Comp. Soc. Press, US, vol. symp. 12, pp. 98-105; Jul. 19, 1995; XP000483301.
Hsiao, et al., “Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers”;Electronics Letters, IEE Stevenage, GB; vol. 34, No. 4; Feb. 19, 1998.
P. Pirsch, “Architekturen der digitalin Signalverarbeitung”;B.G. Teubner Stuttgart; pp. 79-81; XP002192162; 1996.
European Search Report, 01309849.6, dated May 31, 2002.
Oberman, S.F. et al: “Division Algorithms and Implementations” IEEE Transactions on Computers, IEEE Inc., vol. 46, No. 8, Aug. 1, 1997, pp. 833-854, XP000701411, ISSN; 0018-9340/97.
“FPU Exponent Prediction of Possible Denorm Result,” IBM Technical Disclosure Bulletin, vol. 34, No. 8, Jan. 1992, pp. 199-201; XP000302090.
Jenkens & Gilchrist PC
Mai Tan V.
STMicroelectronics Limited
LandOfFree
Circuitry for carrying out division and/or square root... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuitry for carrying out division and/or square root..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry for carrying out division and/or square root... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3818924