Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-03-28
1998-06-16
Yoo, Do Hyun
Static information storage and retrieval
Floating gate
Particular biasing
36518514, 36518516, 36518529, 36518909, 365212, 365218, G11C 700
Patent
active
057681899
ABSTRACT:
In a matrix array of memory cells, each memory cell includes a control gate, and first and second terminals for defining a channel therebetween, with the second terminals of the memory cells being connected to a common circuit node. During a write modes a row of memory cells and a column of memory cells are selected, and a first voltage is supplied to the control gates of the memory cells of the selected row and a second voltage which varies positively as a function of temperature is supplied to the first terminals of the memory cells of the selected column for trapping electrons in at least one of the memory cells. During an erase mode, ground potential is supplied to the control gates of all memory cells and a third voltage which varies negatively as a function of temperature is supplied to the common circuit node to remove the trapped electrons from the memory cells.
REFERENCES:
patent: 5384142 (1995-01-01), Miyakawa et al.
patent: 5388069 (1995-02-01), Kokubo
patent: 5428568 (1995-06-01), Kobayashi et al.
patent: 5432738 (1995-07-01), Watsuji et al.
NEC Corporation
Yoo Do Hyun
LandOfFree
Circuitry and method for stabilizing operating characteristics o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuitry and method for stabilizing operating characteristics o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry and method for stabilizing operating characteristics o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1733997