Circuitry and method for selectively protecting the integrity of

Details Circuitry and method for selectively protecting the integrity of Circuitry and method for selectively protecting the integrity of

1995-01-13

1996-08-13

Lane, Jack A.

Static information storage and retrieval

Magnetic bubbles

Guide structure

365195, 365218, G06F 1214, G11C 700

Patent

active

055465617

ABSTRACT:
A circuit for selectively protecting data stored within a range of addresses from programming and erasing. The circuit includes a circuit for generating an active lock signal. The circuit generates an active lock signal when a protect signal is active and an address signal represents an address within the protected range. Both erasure and programming are prevented while the lock signal is active. Programming and erasure of protected data is permitted while the lock signal is inactive. A method for selectively protecting data within a range of addresses on a non-volatile semiconductor memory from programming or erasure is also described.

REFERENCES:
patent: 3573855 (1971-04-01), Cragon et al.
patent: 3742458 (1973-06-01), Inoue et al.
patent: 3803559 (1974-04-01), Bandoo et al.
patent: 3845425 (1974-10-01), Clements et al.
patent: 4327410 (1982-04-01), Patel et al.
patent: 4460982 (1984-07-01), Gee et al.
patent: 4472790 (1984-09-01), Burk et al.
patent: 4489380 (1984-12-01), Carey et al.
patent: 4521853 (1985-06-01), Guttag
patent: 4545030 (1985-10-01), Kitchin
patent: 4648076 (1987-03-01), Schrenck
patent: 4665506 (1987-05-01), Cline et al.
patent: 4698750 (1987-10-01), Wilkie et al.
patent: 4701886 (1987-10-01), Sakakibara et al.
patent: 4796235 (1989-01-01), Sparks et al.
patent: 4811293 (1989-03-01), Knothe et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4821240 (1989-04-01), Nakamura et al.
patent: 4823308 (1989-04-01), Knight
patent: 4835728 (1989-05-01), Si et al.
patent: 4845712 (1989-07-01), Sanner et al.
patent: 4901273 (1990-02-01), DiGiulio
patent: 4931997 (1990-06-01), Mitsuishi et al.
patent: 4974208 (1990-11-01), Nakamura et al.
patent: 4975870 (1990-12-01), Knicely et al.
patent: 4975878 (1990-12-01), Boddu et al.
patent: 5014191 (1991-05-01), Padgaonkar et al.
patent: 5034922 (1991-07-01), Burgess
patent: 5036488 (1991-07-01), Motarjemi
patent: 5049814 (1991-09-01), Walker, III et al.
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5070443 (1991-12-01), Priem et al.
patent: 5073873 (1991-12-01), Nogami
patent: 5097445 (1992-03-01), Yamauchi
patent: 5119336 (1992-06-01), Itoh
patent: 5126975 (1992-06-01), Handy et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5173876 (1992-12-01), Kawashima et al.
patent: 5175840 (1992-12-01), Sawase et al.
patent: 5197034 (1993-03-01), Fandrich et al.
patent: 5222046 (1993-06-01), Kreifels et al.
patent: 5224070 (1993-06-01), Fandrich et al.
patent: 5243575 (1993-09-01), Sambandan et al.
patent: 5307470 (1994-04-01), Kataoka et al.
patent: 5333300 (1994-07-01), Fandrich
patent: 5355464 (1994-10-01), Fandrich et al.
-Kendall L. Su, "Fundamentals of Circuits, Electronics, and Signal Analysis," pp. 534 and 537.
28F256, Memory Components Handbook, pp. 5-2--5-11 (Intel 1990).

Affiliated with

Also associated with

Rating

Circuitry and method for selectively protecting the integrity of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuitry and method for selectively protecting the integrity of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry and method for selectively protecting the integrity of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1056567