Circuitry and method for reducing power consumption within an el

Details Circuitry and method for reducing power consumption within an el Circuitry and method for reducing power consumption within an el

1993-05-13

1995-05-30

Malzahn, David H.

Boots, shoes, and leggings

395550, G06F 132

Patent

active

054208084

ABSTRACT:
A method and circuitry are provided, in which a first operation is performed with first circuitry. A second operation is performed with second circuitry. A first signal is generated in response to the first operation. A second signal is generated in response to the second operation. Power consumption is adjusted within the second circuitry in response to the first and second signals.

REFERENCES:
patent: 4240150 (1980-12-01), Ebihara et al.
patent: 4285043 (1981-08-01), Hashimoto et al.
patent: 4570219 (1986-02-01), Shibukawa et al.
patent: 4615005 (1986-09-01), Maejima et al.
patent: 4686386 (1987-08-01), Tadao
patent: 4780843 (1988-10-01), Tietjen
patent: 4851987 (1989-07-01), Day
patent: 4893271 (1990-01-01), Davis et al.
patent: 5083266 (1992-01-01), Watanabe
patent: 5086387 (1992-02-01), Arroyo et al.
patent: 5101283 (1992-03-01), Seki et al.
patent: 5113251 (1992-05-01), Ichiyanagi et al.
patent: 5117443 (1992-05-01), Shires
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5162667 (1992-11-01), Yasui et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5222239 (1993-06-01), Rosch
IBM Technical Disclosure Bulletin, vol. 32, No. 8B, Jan. 1990, p. 373, "Dynamic Power Management by Clock Speed Variation".
IBM Technical Disclosure Bulletin, vol. 29, No. 9, Feb. 1987, pp. 3804-3807, "64K Static RAM Word and Bit Decoder Circuit".
IBM Technical Disclosure Bulletin, vol. 31, No. 12, May 1989, pp. 60-62, "Bit Line/Word Boost Circuit".
IBM Technical Disclosure Bulletin, vol. 32, No. 6A, Nov. 1989, pp. 400-404, "Performance Monitoring of VLSI Devices".
IBM Technical Disclosure Bulletin, vol. 32, No. 6B, Nov. 1989, pp. 362-367, "Minimizing Power in High Performance PLAs".
IBM Technical Disclosure Bulletin, vol. 33, No. 10A, Mar. 1991, pp. 440-442, "Battery Fail-Safe Mechanism for Personal Computer".
IBM Technical Disclosure Bulletin, vol. 34, No. 10B, Mar. 1992, pp. 380-385, "Automatic Correction of CRT Control Parameters".
IBM Technical Disclosure Bulletin, vol. 33, No. 5, Oct. 1990, pp. 237-238, "Interface of a Low-Power Keyboard for Lap-Top Computers".
IBM Technical Disclosure Bulletin, vol. 33, No. 4, Sep. 1990, pp. 474-477, "Technique for Monitoring a Computer System's Activity for the Purpose of Power Management of a DOS-Compatible System".
IBM Technical Disclosure Bulletin, vol. 29, No. 9, Feb. 1987, pp. 4122-4124, "System Power Savings by Automatic Sleep Mode".

Affiliated with

Also associated with

Rating

Circuitry and method for reducing power consumption within an el does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuitry and method for reducing power consumption within an el, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry and method for reducing power consumption within an el will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-367661