Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2008-07-01
2008-07-01
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07395296
ABSTRACT:
Circuitry is provided for performing a non-arithmetic operation in relation to at least one number. The circuitry includes a first part for carrying out the non-arithmetic operation in relation to the at least one number, the first part providing a result. A second part is arranged to identify at least one characteristic of the at least one number and to provide an output and correction circuitry for providing, if necessary, a correct result in dependence on the output of the second part, wherein said first and second parts are arranged to operate in parallel.
REFERENCES:
patent: 4939686 (1990-07-01), Fandrianto
patent: 5177703 (1993-01-01), Mori et al.
patent: 5357237 (1994-10-01), Bearden et al.
patent: 5367477 (1994-11-01), Hinds et al.
patent: 5404324 (1995-04-01), Colon-Bonet
patent: 5787030 (1998-07-01), Prabhu et al.
patent: 5789955 (1998-08-01), Scheraga
patent: 5798955 (1998-08-01), Matsubara et al.
patent: 5931943 (1999-08-01), Orup
patent: 5995991 (1999-11-01), Huang et al.
patent: 6009511 (1999-12-01), Lynch et al.
patent: 6108682 (2000-08-01), Matheny
patent: 6138138 (2000-10-01), Ogura et al.
patent: 6298365 (2001-10-01), Dubey et al.
patent: 6564239 (2003-05-01), Matson et al.
patent: 6772327 (2004-08-01), Biswas et al.
patent: 6847985 (2005-01-01), Gupta et al.
patent: 6970898 (2005-11-01), Steele, Jr.
patent: 6996596 (2006-02-01), Ho et al.
patent: 2002/0178200 (2002-11-01), Steele, Jr.
patent: 2002/0198917 (2002-12-01), Steele
patent: 2004/0172522 (2004-09-01), Biswas et al.
patent: 2006/0179104 (2006-08-01), Steele
“FPU Exponent Prediction of Possible Denorm Result”;IBM Technical Disclosure Bulletin, vol. 34, No. 8, Jan. 1992, pp. 199-201; XP000302090.
European Search Report, 01309860.3-1243-, dated Aug. 27. 2002.
Matsubara, G et al.: “30-NS 55-B Shared Radix-2 Division and Square Root Using A Self-Timed Circuit” Proceedings of the 12th Symposium on Computer Arithmetic. Bath, Jul. 19-21, 1995, Proceedings of the Symposium on Computer Arithmetic, Los Alamitos, IEEE Comp. Soc, Press, US, vol. Symp. 12, Jul. 19, 1995, pp. 98-105, XP000548639 ISBN: 0-7803-2949-X.
Oberman, S.F. et al: “Division Algorithms and Implementations” IEEE Transactions on Computers, IEEE Inc., vol. 46, No. 8, Aug. 1, 1997, pp. 833-854, XP000701411, ISSN:0018-9340/97.
Prabhu, et al., “167 MHz Radix-8 Divide and Square Root Using Overlapped Radix-2 Stages,” Proceedings of the 12th Symposium on Computer Arithmetic, IEEE Comp Soc. Press, vol. SYMP 12, pp. 155-162, Jul. 19, 1995, XP00054863945.
S. E. McQuillan, “Fast VLSI Algorithms for Division and Square Root,” Journal of VLSI Signal Processing Systems for Signal, Image, and Video Tecnology, Kluwer Academic Publishers, Dordrecht, NL, vol. 8, No. 2, Oct. 1, 1004, XP000483301.
Hsiao, et al., “Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers,” Electronics Letters, IEE Stevenage, GB, vol. 34, No. 4., Feb. 19, 1998.
P. Pirsch, “Architekturen der digitaln Signalverarbeitung,” B.G. Teubner Stuttgart, pp. 79-81, XP002193162, 1996.
Gardere Wynne & Sewell LLP
Mai Tan V.
STMicroelectronics Limited
LandOfFree
Circuitry and method for performing non-arithmetic operations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuitry and method for performing non-arithmetic operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry and method for performing non-arithmetic operations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2780252