Boots – shoes – and leggings
Patent
1994-12-15
1995-08-29
Robertson, David L.
Boots, shoes, and leggings
395427, 364DIG1, 364DIG2, 364229, 364243, 364228, 364246, G06F 1206, G06F 1208
Patent
active
054468566
ABSTRACT:
A method of addressing an arbitrary global element stored within a first local memory associated with a first processing device is described for a distributed memory computers which includes a multiplicity of processing devices each having an associated base pointer or memory location and an associated memory, each of the local memories storing a subarray of a global array, each subarray having a subarray base element, each of the memories having a subarray base element memory address with said global array including a multiplicity of global elements. The method includes the steps of calculating subarray offsets for each subarray, calculating base pointer values for each processing device based upon its associated subarray offset, generating base pointer electrical values represented of a base pointer values, storing base pointer electrical signals within base pointer memory location, receiving an offset signal representative of the offset of the arbitrary global element, and generating address signals for the first local memory by combining the base pointer electrical signal for the first processing device with the arbitrary with element offset signals. Circuitry for addressing an arbitrary global element stored within a first local memory associated with a first processing device is also described in a context of the distributed memory computer having a multiplicity of processing devices, each one having a base pointer memory location and an associated memory, each of the memory storing a subarray of a global array and having a base element, each memory having a base element address and the global array including a multiplicity of global elements.
REFERENCES:
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5117350 (1992-05-01), Parrish et al.
patent: 5123094 (1992-06-01), MacDougall
patent: 5197140 (1993-03-01), Balmer
patent: 5197143 (1993-03-01), Lary et al.
patent: 5212777 (1993-05-01), Gove et al.
patent: 5247673 (1993-09-01), Costa et al.
patent: 5269013 (1993-12-01), Abramson et al.
W. H. Press et al., Numerical Recipes in C, 1988. Pp. 14-21 and 704-707.
Piyush Mehrotra, Programming Parallel Architecture: The BLAZE Family of Languages, 1989. Pp. 289-299.
Charles Koelbel et al., "Semi-Automatic Domain Decomposition in Blaze," Proceedings of the 1987 International Conference on Parallel Processing, pp. 521-524 (Aug. 17-21, 1987).
David Callahan et al., "Compiling Programs for Distributed-Memory Multiprocessors," The Journal of Supercomputing, vol. 2, No. 2, pp. 151-169 (1988).
Michael J. Quinn et al., "Compiling C* Programs for a Hypercube Multicomputer," Proceedings of the ACM/SIGPLAN PPEALS 1988, SIGPLAN Notices, vol. 23, No. 9, pp. 57-65 (Sep. 1988).
M. Rosing et al., "An Overview of Dino-A New Lang. for Num. Comp. on Distrib. Memory Multiproc.," Parallel Proc. for Sci. Computing, Soc. for Ind. & Appl. Math., pp. 312-316 (1989).
Hans P. Zima et al., "Superb: A tool for Semi-Automatic MIMD/SIMD Parallelization," Parallel Computing 6, Elsevier Science Publishers B.V. (North-Holland) pp. 1-18 (1988).
Ping-Sheng Tseng, "A Parallelizing Compiler for Distributed Memory Parallel Computers," Carnegie Mellon University-CS-89-148, pp. 1-81 (May 1989).
Anne Rogers et al., "Process Decomposition Through Locality of Reference," ACM Press, SIGPLAN Notices, vol. 24, No. 7, 69-80 (Jul. 1989).
Charles Koelbel et al., "Semi-automatic Process Partioning for Parallel Computation," International Journal of Parallel Programming, vol. 16, No. 6, pp. 365-382 (Dec. 1987).
R. Allen et al., "Automatic Decomp. of Scientific Programs for Parallel Execution," Conf. Rec. of the 14th Annual ACM Symp. on Principles of Programming Lang., pp. 63-76 (Jan. 21-23, 1987).
Intel Corporation
Kim Matthew
Robertson David L.
LandOfFree
Circuitry and method for addressing global array elements in a d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuitry and method for addressing global array elements in a d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry and method for addressing global array elements in a d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1826760