Electrolysis: processes – compositions used therein – and methods – Electrolytic coating – Coating selected area
Reexamination Certificate
2005-06-14
2005-06-14
Wong, Edna (Department: 1753)
Electrolysis: processes, compositions used therein, and methods
Electrolytic coating
Coating selected area
Reexamination Certificate
active
06905589
ABSTRACT:
A method of making a circuitized substrate in which a commoning layer is used to form multiple, substantially vertically aligned conductive openings in a multilayered component such as a laminate interposer for coupling a chip to a printed circuit board or the like. The structure, including such a chip and circuit board is ideally suited for use within an information handling system.
REFERENCES:
patent: 5045167 (1991-09-01), Palnik
patent: 5246817 (1993-09-01), Shipley, Jr.
patent: 6197182 (2001-03-01), Kaufman et al.
patent: 6495005 (2002-12-01), Colgan et al.
patent: 6506979 (2003-01-01), Shelnut et al.
patent: 2001/0023532 (2001-09-01), Fujii et al.
patent: 2002/0150673 (2002-10-01), Thorn et al.
patent: 2002/0170827 (2002-11-01), Furuya
patent: 2002/0172019 (2002-11-01), Suzuki et al.
patent: 2002/0190378 (2002-12-01), Hsu et al.
patent: 2003/0000840 (2003-01-01), Kimura et al.
patent: 2003/0022013 (2003-01-01), Japp et al.
patent: 2004/0065960 (2004-04-01), Egitto et al.
Egitto Frank D.
Markovich Voya P.
Miller Thomas R.
Endicott Interconnect Technologies, Inc.
Fraley Lawrence R.
Hinman, Howard & Kattell LLP
Wong Edna
LandOfFree
Circuitized substrate and method of making same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuitized substrate and method of making same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitized substrate and method of making same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3497282